

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

ĿХF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 14x12b, 2x16b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc21g17a-aut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. Block Diagram

**Note:** Not all features are available for all devices. Please refer to Table 1-3 and Table 1-4 to determine feature availability for the particular device.

# Table 10-4. Interrupt Line Mapping, SAM C20

Peripheral Source	NVIC Line
EIC NMI – External Interrupt Controller	NMI
PM – Power Manager MCLK - Main Clock	0
OSCCTRL - Oscillators Controller	
OSC32KCTRL - 32kHz Oscillators Controller	
SUPC - Supply Controller	
PAC - Protection Access Controller	
WDT – Watchdog Timer	1
RTC – Real Time Clock	2
EIC – External Interrupt Controller	3
FREQM – Frequency Meter	4
Reserved	5
NVMCTRL – Non-Volatile Memory Controller	6
DMAC - Direct Memory Access Controller	7
EVSYS – Event System	8
SERCOM0 – Serial Communication Controller 0	9
SERCOM6 – Serial Communication Controller 6	
SERCOM1 – Serial Communication Controller 1	10
SERCOM7 – Serial Communication Controller 7	
SERCOM2 – Serial Communication Controller 2	11
SERCOM3 – Serial Communication Controller 3	12
SERCOM4 – Serial Communication Controller 4	13
SERCOM5 – Serial Communication Controller 5	14
Reserved	15
Reserved	16
TCC0 – Timer Counter for Control 0	17
TCC1 – Timer Counter for Control 1	18
TCC2 – Timer Counter for Control 2	19
TC0 – Timer Counter 0	20
TC5 – Timer Counter 5	
TC1 – Timer Counter 1	21

Name: Offset: Reset:	EVCTRL 0x04 0x00						
7	6	5	4	3	2	1	0
							ERREO
							RW
							0
(	Offset: Reset:	Dffset: 0x04 Reset: 0x00	Dffset: 0x04 Reset: 0x00	Dffset: 0x04 Reset: 0x00	<b>Dffset:</b> 0x04 <b>Reset:</b> 0x00	<b>Dffset:</b> 0x04 <b>Reset:</b> 0x00	Dffset: 0x04 Reset: 0x00

## Bit 0 – ERREO: Peripheral Access Error Event Output


This bit indicates if the Peripheral Access Error Event Output is enabled or disabled. When enabled, an event will be generated when one of the interrupt flag registers bits (INTFLAGAHB, INTFLAGn) is set:

Value	Description
0	Peripheral Access Error Event Output is disabled.
1	Peripheral Access Error Event Output is enabled.

## 11.7.3 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x08Reset:0x00Property:PAC Write-Protection



# Bit 0 – ERR: Peripheral Access Error Interrupt Disable

This bit indicates that the Peripheral Access Error Interrupt is disabled and an interrupt request will be generated when one of the interrupt flag registers bits (INTFLAGAHB, INTFLAGn) is set:


Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Peripheral Access Error interrupt Enable bit and disables the corresponding interrupt request.

Value	Description
0	Peripheral Access Error interrupt is disabled.
1	Peripheral Access Error interrupt is enabled.

# 11.7.4 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENCLR).



## Bit 7 – WRTLOCK: Write Lock

After this bit is set to '1', further writes to the PCHCTRLm register will be discarded. The control register of the corresponding Generator n (GENCTRLn), as assigned in PCHCTRLm.GEN, will also be locked. It can only be unlocked by a Power Reset.

Note that Generator 0 cannot be locked.

Value	Description
0	The Peripheral Channel register and the associated Generator register are not locked
1	The Peripheral Channel register and the associated Generator register are locked

# Bit 6 – CHEN: Channel Enable

This bit is used to enable and disable a Peripheral Channel.

Value	Description
0	The Peripheral Channel is disabled
1	The Peripheral Channel is enabled

### Bits 3:0 – GEN[3:0]: Generator Selection

This bit field selects the Generator to be used as the source of a peripheral clock, as shown in the table below:

Offset	Name	Bit Pos.						
0x2C	DPLLSYNCBUSY	7:0			DPLLPRESC	DPLLRATIO	ENABLE	
0x2D								
	Reserved							
0x2F								
0x30	DPLLSTATUS	7:0					CLKRDY	LOCK
0x31								
	Reserved							
0x37								
0x38		7:0			FCAI	_[5:0]		
0x39		15:8					FRANC	GE[1:0]
0x3A	CAL48M	23:16		-	TCAI	_[5:0]		
0x3B		31:24						

# 20.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the "PAC Write-Protection" property in each individual register description. Refer to the Register Access Protection section and the PAC - Peripheral Access Controller chapter for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the "Read-Synchronized" or "Write.Synchronized" property in each individual register description. Refer to the Synchronization section for details.

# 20.8.1 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x00 [ID-00001eee]Reset:0x00000000Property:PAC Write-Protection

# 22. SUPC – Supply Controller

# 22.1 Overview

The Supply Controller (SUPC) manages the voltage reference and power supply of the device.

The SUPC controls the voltage regulators for the core (VDDCORE) domain. It sets the voltage regulators according to the sleep modes, or the user configuration.

The SUPC embeds two Brown-Out Detectors. BODVDD monitors the voltage applied to the device (VDD) and BODCORE monitors the internal voltage to the core (VDDCORE). The BOD can monitor the supply voltage continuously (continuous mode) or periodically (sampling mode).

The SUPC generates also a selectable reference voltage and a voltage dependent on the temperature which can be used by analog modules like the ADC, SDADC or DAC.

# 22.2 Features

- Voltage Regulator System
  - Main voltage regulator: LDO in active mode (MAINVREG)
  - Low Power voltage regulator in standby mode (LPVREG)
- Voltage Reference System
  - Reference voltage for ADC, SDADC and DAC
  - Temperature sensor
  - VDD Brown-Out Detector (BODVDD)
    - Programmable threshold
    - Threshold value loaded from NVM User Row at startup
    - Triggers resets or interrupts. Action loaded from NVM User Row
    - Operating modes:
      - Continuous mode
      - Sampled mode for low power applications with programmable sample frequency
    - Hysteresis value from Flash User Calibration
- VDDCORE Brown-Out Detector (BODCORE)
  - Internal non-configurable Brown-Out Detector

This bit controls the functionality when the CPU is halted by an external debugger.

Valu	Description
0	The RTC is halted when the CPU is halted by an external debugger.
1	The RTC continues normal operation when the CPU is halted by an external debugger.

# 24.12.7 Synchronization Busy in Clock/Calendar mode (CTRLA.MODE=2)

Name:	SYNCBUSY
Offset:	0x10
Reset:	0x00000000
Property:	-

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
CLOCKSYNC				MASK0			
R				R			
0				0			
7	6	5	4	3	2	1	0
		ALARM0		CLOCK	FREQCORR	ENABLE	SWRST
		R		R	R	R	R
		0		0	0	0	0
	23 15 CLOCKSYNC R 0	23 22 15 14 CLOCKSYNC R 0	23       22       21         15       14       13         CLOCKSYNC       13         R       13         0       5         7       6       5         I       ALARM0         R       R         0       R         13       13         14       13         15       14         15       14         15       14         16       10         17       10         17       10         10       10         11       10         12       10         13       10         14       13         15       14         16       10         17       10         10       10         10       10         10       10         11       10         12       10         13       10         14       13         15       10         16       10         17       10         10       10	23       22       21       20         15       14       13       12         CLOCKSYNC       Income In	23       22       21       20       19         15       14       13       12       11         CLOCKSYNC       Image: Clock structure       MASK0         R       R       R       R         0       Image: Clock structure       R       0         7       6       5       4       3         R       ALARM0       CLOCK       R       R	23       22       21       20       19       18         15       14       13       12       11       10         CLOCKSYNC       Image: Clock structure       Image: Clock structure       Image: Clock structure       Image: Clock structure         7       6       5       4       3       2         7       6       5       4       3       2         R       Image: Clock structure       Image: Clock structure       Image: Clock structure       Image: Clock structure         7       6       5       4       3       2         R       Image: Clock structure       Image: Clock structure       Image: Clock structure       Image: Clock structure         7       6       5       4       3       2         R       Image: Clock structure       Image: Clock structure       Image: Clock structure         R       Image: Clock structure       Image: Clock structure       Image: Clock structure         R       Image: Clock structure       Image: Clock structure       Image: Clock structure         Image: Clock structure       Image: Clock structure       Image: Clock structure       Image: Clock structure	23       22       21       20       19       18       17         15       14       13       12       11       10       9         CLOCKSYNC       Image: Clock structure       Image: Clock structure       R       R       R       10       9         7       6       5       4       3       2       1         7       6       5       4       3       2       1         R       Image: Clock structure       Image: Cloc

# Bit 15 – CLOCKSYNC: Clock Read Sync Enable Synchronization Busy Status

V	alue	Description
0		Write synchronization for CTRLA.CLOCKSYNC bit is complete.
1		Write synchronization for CTRLA.CLOCKSYNC bit is ongoing.

# Bit 11 – MASK0: Mask 0 Synchronization Busy Status

Value	Description
0	Write synchronization for MASK0 register is complete.
1	Write synchronization for MASK0 register is ongoing.

# Bit 5 – ALARM0: Alarm 0 Synchronization Busy Status

Value	Description
0	Write synchronization for ALARM0 register is complete.
1	Write synchronization for ALARM0 register is ongoing.

# 24.12.11 Alarm Mask in Clock/Calendar mode (CTRLA.MODE=2)

Name:MASKOffset:0x24Reset:0x00Property:PAC Write-Protection, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
							SEL[2:0]	
Access						R/W	R/W	R/W
Reset						0	0	0

# Bits 2:0 – SEL[2:0]: Alarm Mask Selection

These bits define which bit groups of ALARM are valid.

Value	Name	Description
0x0	OFF	Alarm Disabled
0x1	SS	Match seconds only
0x2	MMSS	Match seconds and minutes only
0x3	HHMMSS	Match seconds, minutes, and hours only
0x4	DDHHMMSS	Match seconds, minutes, hours, and days only
0x5	MMDDHHMMSS	Match seconds, minutes, hours, days, and months only
0x6	YYMMDDHHMMSS	Match seconds, minutes, hours, days, months, and years
0x7	-	Reserved

Bit	31	30	29	28	27	26	25	24
				SAMPLI	NG[31:24]			
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				SAMPLI	NG[23:16]			
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				SAMPLI	NG[15:8]			
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
[				SAMPL	ING[7:0]			
Access	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

## Bits 31:0 – SAMPLING[31:0]: Input Sampling Mode

Configures the input sampling functionality of the I/O pin input samplers, for pins configured as inputs via the Data Direction register (DIR).

The input samplers are enabled and disabled in sub-groups of eight. Thus if any pins within a byte request continuous sampling, all pins in that eight pin sub-group will be continuously sampled.

Value	Description
0	The I/O pin input synchronizer is disabled.
1	The I/O pin input synchronizer is enabled.

#### 28.9.11 Write Configuration

**Tip:** The I/O pins are assembled in pin groups ("PORT groups") with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

This write-only register is used to configure several pins simultaneously with the same configuration and/or peripheral multiplexing.

In order to avoid side effect of non-atomic access, 8-bit or 16-bit writes to this register will have no effect. Reading this register always returns zero.

Name:WRCONFIGOffset:0x28Reset:0x00000000Property:PAC Write-Protection

Value	Description
0	High-speed transfer disabled.
1	High-speed transfer enabled.

### Bit 13 – LENEN: Transfer Length Enable

Value	Description
0	Automatic transfer length disabled.
1	Automatic transfer length enabled.

#### Bits 10:0 - ADDR[10:0]: Address

When ADDR is written, the consecutive operation will depend on the bus state:

UNKNOWN: INTFLAG.MB and STATUS.BUSERR are set, and the operation is terminated.

BUSY: The I<sup>2</sup>C master will await further operation until the bus becomes IDLE.

IDLE: The I<sup>2</sup>C master will issue a start condition followed by the address written in ADDR. If the address is acknowledged, SCL is forced and held low, and STATUS.CLKHOLD and INTFLAG.MB are set.

OWNER: A repeated start sequence will be performed. If the previous transaction was a read, the acknowledge action is sent before the repeated start bus condition is issued on the bus. Writing ADDR to issue a repeated start is performed while INTFLAG.MB or INTFLAG.SB is set.


STATUS.BUSERR, STATUS.ARBLOST, INTFLAG.MB and INTFLAG.SB will be cleared when ADDR is written.

The ADDR register can be read at any time without interfering with ongoing bus activity, as a read access does not trigger the master logic to perform any bus protocol related operations.

The I<sup>2</sup>C master control logic uses bit 0 of ADDR as the bus protocol's read/write flag (R/W); 0 for write and 1 for read.

## 33.10.10 Data

Name:DATAOffset:0x18 [ID-00001bb3]Reset:0x0000Property:Write-Synchronized, Read-Synchronized



#### Bits 7:0 - DATA[7:0]: Data

The master data register I/O location (DATA) provides access to the master transmit and receive data buffers. Reading valid data or writing data to be transmitted can be successfully done only when SCL is

The DMAC can be used for debug messages functionality.

#### **Related Links**

DMAC - Direct Memory Access Controller

### 34.5.5 Interrupts

The interrupt request lines are connected to the interrupt controller. Using the CAN interrupts requires the interrupt controller to be configured first.

#### **Related Links**

Nested Vector Interrupt Controller

34.5.6 Events Not applicable.

**34.5.7 Debug Operation** Not applicable.

34.5.8 Register Access Protection Not applicable.

# 34.5.9 Analog Connections

No analog connections.

# 34.6 Functional Description

### 34.6.1 Principle of Operation

The CAN performs communication according to ISO 11898-1 (identical to Bosch CAN protocol specification 2.0 part A,B). In addition the CAN supports communication according to CAN FD specification V1.0.

The message storage is intended to be a single- or dual-ported Message RAM outside the module. It is connected to the CAN via AHB.

All functions concerning the handling of messages are implemented by the Rx Handler and the Tx Handler. The Rx Handler manages message acceptance filtering, the transfer of received messages from the CAN Core to the Message RAM as well as providing receive message status information. The Tx Handler is responsible for the transfer of transmit messages from the Message RAM to the CAN Core as well as providing transmit status information.

Acceptance filtering is implemented by a combination of up to 128 filter elements where each one can be configured as a range, as a bit mask, or as a dedicated ID filter.

#### 34.6.2 Operating Modes

#### 34.6.2.1 Software Initialization


Software initialization is started by setting bit CCCR.INIT, either by software or by a hardware reset, when an uncorrected bit error was detected in the Message RAM, or by going Bus\_Off. While CCCR.INIT is set, message transfer from and to the CAN bus is stopped, the status of the CAN bus output CAN\_TX is "recessive" (HIGH). The counters of the Error Management Logic EML are unchanged. Setting CCCR.INIT does not change any configuration register. Resetting CCCR.INIT finishes the software initialization. Afterwards the Bit Stream Processor BSP synchronizes itself to the data transfer on the CAN

### Standard Message ID Filtering

The figure below shows the flow for standard Message ID (11-bit Identifier) filtering. The Standard Message ID Filter element is described in Standard Message ID Filter Element.

Controlled by the Global Filter Configuration GFC and the Standard ID Filter Configuration SIDFC Message ID, Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.

# Figure 34-5. Standard Message ID Filtering



#### **Extended Message ID Filtering**

The figure below shows the flow for extended Message ID (29-bit Identifier) filtering. The Extended Message ID Filter element is described in Extended Message ID Filter Element.

Controlled by the Global Filter Configuration GFC and the Extended ID Filter Configuration XIDFC Message ID, Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.

The Extended ID AND Mask XIDAM is AND'ed with the received identifier before the filter list is executed.

© 2017 Microchip Technology Inc.

 Name:
 TXBAR

 Offset:
 0xD0 [ID-0000a4bb]

 Reset:
 0x00000000

 Property:

Bit	31	30	29	28	27	26	25	24
	ARn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	ARn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	ARn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ARn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0

# Bits 31:0 – ARn: Add Request

Each Tx Buffer has its own Add Request bit.

Writing a '1' will set the corresponding Add Request bit; writing a '0' has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.

# 34.8.40 Tx Buffer Cancellation Request

 Name:
 TXBCR

 Offset:
 0xD4 [ID-0000a4bb]

 Reset:
 0x0000000

 Property:

active node may optionally transmit the ESI bit recessive, but an error passive node will always transmit the ESI bit recessive.

- T0 Bit 30 XTD: Extended Identifier
  - 0 : 11-bit standard identifier.
  - 1:29-bit extended identifier.
- T0 Bit 29 RTR: Remote Transmission Request
  - 0 : Transmit data frame.
  - 1 : Transmit remote frame.

**Note:** When RTR = '1', the CAN transmits a remote frame according to ISO 11898-1, even if CCCR.CME enables the transmission in CAN FD format.

• T0 Bits 28:0 - ID[28:0]: Identifier

Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].

• T1 Bits 31:24 - MM[7:0]: Message Marker

Written by CPU during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status.

• T1 Bit 23 - EFC: Event FIFO Control

0 : Don't store Tx events.

- 1 : Store Tx events.
- T1 Bit 22 Reserved
- TR1 Bit 21 FDF: FD Format
  - 0 : Frame transmitted in Classic CAN format.
  - 1 : Frame transmitted in CAN FD format.
- T1 Bit 20 BRS: Bit Rate Search
  - 0 : CAN FD frames transmitted without bit rate switching.
  - 1 : CAN FD frames transmitted with bit rate switching.

**Note:** Bits ESI, FDF, and BRS are only evaluated when CAN FD operation is enabled CCCR.FDOE = '1'. Bit BRS is only evaluated when in addition CCCR.BRSE = '1'.

T1 Bits 19:16 - DLC[3:0]: Data Length Code

0-8 : CAN + CAN FD: received frame has 0-8 data bytes.

9-15 : CAN: received frame has 8 data bytes.

9-15 : CAN FD: received frame has 12/16/20/24/32/48/64 data bytes.

- T1 Bits 15:0 Reserved
- T2 Bits 31:24 DB3[7:0]: Data Byte 3
- T2 Bits 23:16 DB2[7:0]: Data Byte 2
- T2 Bits 15:8 DB1[7:0]: Data Byte 1
- T2 Bits 7:0 DB0[7:0]: Data Byte 0
- T3 Bits 31:24 DB7[7:0]: Data Byte 7
- T3 Bits 23:16 DB6[7:0]: Data Byte 6
- T3 Bits 15:8 DB5[7:0]: Data Byte 5
- T3 Bits 7:0 DB4[7:0]: Data Byte 4




Figure 40-2. Analog Comparator Block Diagram (Second Pair)

# 40.4 Signal Description

Signal	Description	Туре
AIN[70]	Analog input	Comparator inputs
CMP[20]	Digital output	Comparator outputs

Refer to *I/O Multiplexing and Considerations* for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

### **Related Links**

I/O Multiplexing and Considerations

# 40.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

# 40.5.1 I/O Lines

Using the AC's I/O lines requires the I/O pins to be configured. Refer to *PORT - I/O Pin Controller* for details.

# **Related Links**

PORT: IO Pin Controller

$$V_{\text{SCALE}} = \frac{V_{\text{DD}} \cdot (\text{VALUE}+1)}{64}$$

# 40.8.12 Comparator Control n

Name:COMPCTRLOffset:0x10 + n\*0x04 [n=0..3]Reset:0x00000000Property:PAC Write-Protection, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
			OUT	[1:0]			FLEN[2:0]	
Access			R/W	R/W	•	R/W	R/W	R/W
Reset			0	0		0	0	0
Bit	23	22	21	20	19	18	17	16
					HYSTEN		SPEE	D[1:0]
Access					R/W		R/W	R/W
Reset					0		0	0
Bit	15	14	13	12	11	10	9	8
	SWAP		MUXPOS[2:0]				MUXNEG[2:0]	
Access	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset	0	0	0	0		0	0	0
Bit	7	6	5	4	3	2	1	0
		RUNSTDBY		INTSI	EL[1:0]	SINGLE	ENABLE	
Access		R/W		R/W	R/W	R/W	R/W	
Reset		0		0	0	0	0	

# Bits 29:28 – OUT[1:0]: Output

These bits configure the output selection for comparator n. COMPCTRLn.OUT can be written only while COMPCTRLn.ENABLE is zero.

**Note:** For internal use of the comparison results by the CCL, this bit must be 0x1 or 0x2.

These bits are not synchronized.

Value	Name	Description
0x0	OFF	The output of COMPn is not routed to the COMPn I/O port
0x1	ASYNC	The asynchronous output of COMPn is routed to the COMPn I/O port
0x2	SYNC	The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port
0x3	N/A	Reserved

# Bits 26:24 – FLEN[2:0]: Filter Length

These bits configure the filtering for comparator n. COMPCTRLn.FLEN can only be written while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Name:CTRLAOffset:0x00 [ID-00000bc7]Reset:0x00Property:PAC Write-Protection, Write-Synchronized



# Bit 6 – RUNSTDBY: Run in Standby

This bit is not synchronized

Value	Description
0	The DAC output buffer is disabled in standby sleep mode.
1	The DAC output buffer can be enabled in standby sleep mode.

# Bit 1 – ENABLE: Enable DAC Controller

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRLA.ENABLE will read back immediately and the corresponding bit in the Synchronization Busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

Value	Description
0	The peripheral is disabled or being disabled.
1	The peripheral is enabled or being enabled.

# Bit 0 – SWRST: Software Reset

Writing '0' to this bit has no effect.

Writing '1' to this bit resets all registers in the DAC to their initial state, and the DAC will be disabled.

Writing a '1' to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

Value	Description
0	There is no reset operation ongoing.
1	The reset operation is ongoing.


# 41.8.2 Control B

Name:CTRLBOffset:0x01 [ID-00000bc7]Reset:0x00Property:PAC Write-Protection, Enable-Protected

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
Vcmin	Input common mode voltage	CTRLC.R2R=1	0.2	-	VREF-0.2	V
		CTRLC.R2R=0	VREF/2-0.2	-	VREF/2+0.2	V
CSAMPLE	Input sampling capacitance		-	1.6	4.5	pF
RSAMPLE	Input sampling on-resistance	For a sampling rate at 1 Msps	-	1000	1715	Ω
Rref	Reference input source resistance		0	-	1000	kΩ

1. These values are based on simulation. These values are not covered by test limits in production or characterization.

# Figure 45-4. ADC Analog Input AINx



The minimum sampling time  $t_{\text{samplehold}}$  for a given  $R_{\text{source}}$  can be found using this formula:

 $t_{\text{samplehold}} \ge (R_{\text{sample}} + R_{\text{source}}) \times C_{\text{sample}} \times (n+2) \times \ln(2)$ For 12-bit accuracy:

$$t_{\text{samplehold}} \ge (R_{\text{sample}} + R_{\text{source}}) \times C_{\text{sample}} \times 9.7$$
  
where  $t_{\text{samplehold}} \ge \frac{1}{2 \times f_{\text{ADC}}}$ .

# Table 45-19. Differential Mode<sup>(1)</sup>

Symbol	Parameter	Conditions		N	leasurem	ent	Unit
				Min	Тур	Мах	
ENOB <sup>(2)</sup> Effective Number of bits	Fadc = 500 ksps	Vddana=5.0V Vref=Vddana	10.0	10.7	11	bits	
			Vddana=2.7V Vref=2.0V	10.3	10.5	10.9	
		Fadc = 1 Msps	Vddana=5.0V Vref=Vddana	10.5	10.8	11.1	
			Vddana=2.7V Vref=2.0V	9.9	10.0	10.6	
TUE	Total Unadjusted Error	Fadc = 500 ksps	Vddana=5.0V Vref=Vddana	-	7.8	17.0	LSB

# $C_{LEXT}=2$ ( $C_{L}-C_{STRAY}-C_{SHUNT}$ )

where  ${\tt C}_{\tt STRAY}$  is the capacitance of the pins and PCB and <code>CSHUNT</code> is the shunt capacitance of the <code>crystal</code>.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
f <sub>OUT</sub> <sup>(1)</sup>	Crystal oscillator frequency		-	32768	-	Hz
C <sub>L</sub> <sup>(1)</sup>	Crystal load capacitance		-	-	12.5	pF
C <sub>SHUNT</sub> <sup>(1)</sup>	Crystal shunt capacitance		-	-	1.75	
Cm <sup>(1)</sup>	Motional capacitance		-	1.25	-	fF
ESR	Crystal Equivalent Series Resistance - SF = 3	F = 32.768kHz, C <sub>L</sub> =12.5 pF	-	-	79	kΩ
Cxin32k	Parasitic capacitor load		-	2.9	-	pF
Cxout32k			-	3.2	-	
Tstart	Startup time	F = 32.768kHz, C <sub>L</sub> =12.5 pF	-	16	24	Kcycles

# Table 45-43. 32kHz Crystal Oscillator Characteristics

# 1. These are based on simulation. These values are not covered by test or characterization

# Table 45-44. Power Consumption<sup>(1)</sup>

Symbol	Parameters	Conditions	Та	Тур.	Мах	Units
I <sub>DD</sub>	Current consumption	VDD = 5.0V	Max 85°C	1528	1720	nA
			Typ 25°C			

1. These are based on characterization.

# 45.12.3 Digital Phase Locked Loop (DPLL) Characteristics


# Table 45-45. Fractional Digital Phase Locked Loop Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f <sub>IN</sub> <sup>(1)</sup>	Input frequency		32		2000	KHz
f <sub>OUT</sub> <sup>(1)</sup>	Output frequency		48		96	MHz
Jp <sup>(2)</sup>	Period jitter	f <sub>IN</sub> = 32 kHz, f <sub>OUT</sub> = 48 MHz	-	1.5	3.0	%
(Peak-Peak value)	(Peak-Peak value)	f <sub>IN</sub> = 32 kHz, f <sub>OUT</sub> = 96 MHz	-	2.7	8.0	
		f <sub>IN</sub> = 2 MHz, f <sub>OUT</sub> = 48 MHz	-	1.8	4.0	
		f <sub>IN</sub> = 2 MHz, f <sub>OUT</sub> = 96 MHz	-	2.5	6.0	
$t_{LOCK}^{(2)}$	Lock Time	After startup, time to get lock signal.	-	1.1	1.5	ms
		f <sub>IN</sub> = 32 kHz,				
		f <sub>OUT</sub> = 96 MHz				
		After startup, time to get lock signal.	-	25	35	μs

## Table 48-10. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3

# 48.2.4 56-Ball WLCSP



#### Table 48-11. Device and Package Maximum Weight

9.63

mg