



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 14x12b, 2x16b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc21g17a-mut


Table of Contents

Features.....	1
1. Configuration Summary.....	14
2. Ordering Information.....	19
3. Block Diagram.....	20
4. Pinout.....	22
4.1. SAM C21E / SAM C20E.....	22
4.2. SAM C21G / SAM C20G.....	23
4.3. SAM C21J / SAM C20J.....	24
4.4. SAM C21N / SAM C20N.....	26
5. Signal Descriptions List.....	27
6. I/O Multiplexing and Considerations.....	29
6.1. Multiplexed Signals.....	29
6.2. Other Functions.....	35
7. Power Supply and Start-Up Considerations.....	38
7.1. Power Domain Overview.....	38
7.2. Power Supply Considerations.....	39
7.3. Power-Up.....	41
7.4. Power-On Reset and Brown-Out Detector.....	42
8. Product Mapping.....	43
9. Memories.....	47
9.1. Embedded Memories.....	47
9.2. Physical Memory Map.....	47
9.3. NVM User Row Mapping.....	48
9.4. NVM Software Calibration Area Mapping.....	49
9.5. NVM Temperature Calibration Area Mapping, SAM C21.....	50
9.6. Serial Number.....	51
10. Processor and Architecture.....	52
10.1. Cortex M0+ Processor.....	52
10.2. Nested Vector Interrupt Controller.....	54
10.3. Micro Trace Buffer.....	57
10.4. High-Speed Bus System.....	58
11. PAC - Peripheral Access Controller.....	61
11.1. Overview.....	61
11.2. Features.....	61
11.3. Block Diagram.....	61

30.6. Functional Description.....	483
31. SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter.....	489
31.1. Overview.....	489
31.2. USART Features.....	489
31.3. Block Diagram.....	490
31.4. Signal Description.....	490
31.5. Product Dependencies.....	490
31.6. Functional Description.....	492
31.7. Register Summary.....	505
31.8. Register Description.....	505
32. SERCOM SPI – SERCOM Serial Peripheral Interface.....	524
32.1. Overview.....	524
32.2. Features.....	524
32.3. Block Diagram.....	525
32.4. Signal Description.....	525
32.5. Product Dependencies.....	525
32.6. Functional Description.....	527
32.7. Register Summary.....	536
32.8. Register Description.....	537
33. SERCOM I²C – SERCOM Inter-Integrated Circuit.....	550
33.1. Overview.....	550
33.2. Features.....	550
33.3. Block Diagram.....	551
33.4. Signal Description.....	551
33.5. Product Dependencies.....	551
33.6. Functional Description.....	553
33.7. Register Summary - I ² C Slave.....	571
33.8. Register Description - I ² C Slave.....	571
33.9. Register Summary - I ² C Master.....	586
33.10. Register Description - I ² C Master.....	587
34. CAN - Control Area Network.....	603
34.1. Overview.....	603
34.2. Features.....	603
34.3. Block Diagram.....	603
34.4. Signal Description.....	604
34.5. Product Dependencies.....	604
34.6. Functional Description.....	605
34.7. Register Summary.....	626
34.8. Register Description.....	630
34.9. Message RAM.....	691
35. TC – Timer/Counter.....	701
35.1. Overview.....	701

4.2 SAM C21G / SAM C20G

4.2.1 QFN48 / TQFP48



16.6.5.2 Minimize Power Consumption in Standby

The following table identifies when a Clock Generator is off in Standby Mode, minimizing the power consumption:

Table 16-2. Clock Generator n Activity in Standby Mode

Request for Clock n present	GENCTRLn.RUNSTDB Y	GENCTRLn.OE	Clock Generator n
yes	-	-	active
no	1	1	active
no	1	0	OFF
no	0	1	OFF
no	0	0	OFF

16.6.5.3 Entering Standby Mode

There may occur a delay when the device is put into Standby, until the power is turned off. This delay is caused by running Clock Generators: if the Run in Standby bit in the Generator Control register (GENCTRLn.RUNSTDBY) is '0', GCLK must verify that the clock is turned off properly. The duration of this verification is frequency-dependent.

Related Links

[PM – Power Manager](#)

16.6 Synchronization

Due to asynchronicity between the main clock domain and the peripheral clock domains, some registers need to be synchronized when written or read.

An exception is the Channel Enable bit in the Peripheral Channel Control registers (PCHCTRLm.CHEN). When changing this bit, the bit value must be read-back to ensure the synchronization is complete and to assert glitch free internal operation. Note that changing the bit value under ongoing synchronization will *not* generate an error.

The following registers are synchronized when written:

- Generic Clock Generator Control register (GENCTRLn)
- Control A register (CTRLA)

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.

Related Links

[CTRLA](#)

[Register Synchronization](#)

[PCHCTRL0](#), [PCHCTRL1](#), [PCHCTRL2](#), [PCHCTRL3](#), [PCHCTRL4](#), [PCHCTRL5](#), [PCHCTRL6](#), [PCHCTRL7](#), [PCHCTRL8](#), [PCHCTRL9](#), [PCHCTRL10](#), [PCHCTRL11](#), [PCHCTRL12](#), [PCHCTRL13](#), [PCHCTRL14](#), [PCHCTRL15](#), [PCHCTRL16](#), [PCHCTRL17](#), [PCHCTRL18](#), [PCHCTRL19](#), [PCHCTRL20](#), [PCHCTRL21](#), [PCHCTRL22](#), [PCHCTRL23](#), [PCHCTRL24](#), [PCHCTRL25](#), [PCHCTRL26](#), [PCHCTRL27](#), [PCHCTRL28](#), [PCHCTRL29](#), [PCHCTRL30](#), [PCHCTRL31](#), [PCHCTRL32](#), [PCHCTRL33](#), [PCHCTRL34](#), [PCHCTRL35](#), [PCHCTRL36](#), [PCHCTRL37](#), [PCHCTRL38](#), [PCHCTRL39](#), [PCHCTRL40](#), [PCHCTRL41](#), [PCHCTRL42](#), [PCHCTRL43](#), [PCHCTRL44](#), [PCHCTRL45](#)

Related Links[MCLK – Main Clock](#)[Peripheral Clock Masking](#)**20.5.4 DMA**

Not applicable.

20.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the OSCCTRL interrupts requires the interrupt controller to be configured first.

Related Links[Nested Vector Interrupt Controller](#)[INTFLAG](#)[Sleep Mode Controller](#)**20.5.6 Events**

The events of this peripheral are connected to the Event System.

Related Links[EVSYS – Event System](#)**20.5.7 Debug Operation**

When the CPU is halted in debug mode the OSCCTRL continues normal operation. If the OSCCTRL is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

20.5.8 Register Access Protection

All registers with write-access can be write-protected optionally by the Peripheral Access Controller (PAC), except for the following registers:

- Interrupt Flag Status and Clear register (INTFLAG)

Note: Optional write-protection is indicated by the "PAC Write-Protection" property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger.

20.5.9 Analog Connections

The 0.4-32MHz crystal must be connected between the XIN and XOUT pins, along with any required load capacitors.

20.6 Functional Description**20.6.1 Principle of Operation**

XOSCn, OSC48M, and FDPLL96M. are configured via OSCCTRL control registers. Through this interface, the oscillators are enabled, disabled, or have their calibration values updated.

The Status register gathers different status signals coming from the oscillators controlled by the OSCCTRL. The status signals can be used to generate system interrupts, and in some cases wake up the system from Sleep mode, provided the corresponding interrupt is enabled.

DPLL96M

Due to the multiple clock domains, some registers in the DPLL96M must be synchronized when accessed.

When executing an operation that requires synchronization, the relevant synchronization bit in the Synchronization Busy register (DPLLSYNCBUSY) will be set immediately, and cleared when synchronization is complete.

The following bits need synchronization when written:

- Enable bit in control register A (DPLLCTRLA.ENABLE)
- DPLL Ratio register (DPLLRATIO)
- DPLL Prescaler register (DPLLPRESC)

Related Links

[Register Synchronization](#)

Name: EVCTRL
Offset: 0x04
Reset: 0x00000000
Property: PAC Write-Protection, Enable-Protected

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access	OVFEO							CMPEO0
Reset	R/W							R/W
Bit	7	6	5	4	3	2	1	0
Access	PEREOn							
Reset	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 15 – OVFEO: Overflow Event Output Enable

Value	Description
0	Overflow event is disabled and will not be generated.
1	Overflow event is enabled and will be generated for every overflow.

Bit 8 – CMPEO0: Compare 0 Event Output Enable

Value	Description
0	Compare 0 event is disabled and will not be generated.
1	Compare 0 event is enabled and will be generated for every compare match.

Bits 7:0 – PEREOn: Periodic Interval n Event Output Enable [n = 7..0]

Value	Description
0	Periodic Interval n event is disabled and will not be generated.
1	Periodic Interval n event is enabled and will be generated.

24.8.3 Interrupt Enable Clear in COUNT32 mode (CTRLA.MODE=0)

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Bit	15	14	13	12	11	10	9	8
	OVF						CMPn	CMPn
Access	R/W						R/W	R/W
Reset	0						0	0
Bit	7	6	5	4	3	2	1	0
	PERn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 15 – OVF: Overflow Interrupt Enable

Writing a '0' to this bit has no effect. Writing a '1' to this bit will clear the Overflow Interrupt Enable bit, which disables the Overflow interrupt.

Value	Description
0	The Overflow interrupt is disabled.
1	The Overflow interrupt is enabled.

Bits 9:8 – CMPn: Compare n Interrupt Enable [n = 1..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will clear the Compare n Interrupt Enable bit, which disables the Compare n interrupt.

Value	Description
0	The Compare n interrupt is disabled.
1	The Compare n interrupt is enabled.

Bits 7:0 – PERn: Periodic Interval n Interrupt Enable [n = 7..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will clear the Periodic Interval n Interrupt Enable bit, which disables the Periodic Interval n interrupt.

Value	Description
0	Periodic Interval n interrupt is disabled.
1	Periodic Interval n interrupt is enabled.

24.10.4 Interrupt Enable Set in COUNT16 mode (CTRLA.MODE=1)

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x0A

Reset: 0x0000

Property: PAC Write-Protection

25.9 Register Summary - SRAM

Offset	Name	Bit Pos.									
0x00	BTCTRL	7:0				BLOCKACT[1:0]		EVOSEL[1:0]	VALID		
0x01		15:8	STEPSIZE[2:0]		STEPSEL	DSTINC	SRCINC	BEATSIZE[1:0]			
0x02	BTCNT	7:0	BTCNT[7:0]								
0x03		15:8	BTCNT[15:8]								
0x04	SRCADDR	7:0	SRCADDR[7:0]								
0x05		15:8	SRCADDR[15:8]								
0x06		23:16	SRCADDR[23:16]								
0x07		31:24	SRCADDR[31:24]								
0x08	DSTADDR	7:0	DSTADDR[7:0]								
0x09		15:8	DSTADDR[15:8]								
0x0A		23:16	DSTADDR[23:16]								
0x0B		31:24	DSTADDR[31:24]								
0x0C	DESCADDR	7:0	DESCADDR[7:0]								
0x0D		15:8	DESCADDR[15:8]								
0x0E		23:16	DESCADDR[23:16]								
0x0F		31:24	DESCADDR[31:24]								

25.10 Register Description - SRAM

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Optional PAC write-protection is denoted by the "PAC Write-Protection" property in each individual register description. For details, refer to [Register Access Protection](#).

Some registers are enable-protected, meaning they can only be written when the peripheral is disabled. Enable-protection is denoted by the "Enable-Protected" property in each individual register description.

25.10.1 Block Transfer Control

The BTCTRL register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

Name: BTCTRL

Offset: 0x00

Property: -

DIR	INEN	PULLEN	OUT	Configuration
0	0	1	1	Pull-up; input disabled
0	1	0	X	Input
0	1	1	0	Input with pull-down
0	1	1	1	Input with pull-up
1	0	X	X	Output; input disabled
1	1	X	X	Output; input enabled

28.6.3.2 Input Configuration

Figure 28-4. I/O configuration - Standard Input





Figure 28-5. I/O Configuration - Input with Pull



Note: When pull is enabled, the pull value is defined by the OUT value.

28.6.3.3 Totem-Pole Output

When configured for totem-pole (push-pull) output, the pin is driven low or high according to the corresponding bit setting in the OUT register. In this configuration there is no current limitation for sink or source other than what the pin is capable of. If the pin is configured for input, the pin will float if no external pull is connected.

Note: Enabling the output driver will automatically disable pull.

Bit 1 – FERR: Frame Error

Reading this bit before reading the Data register will indicate the error status of the next character to be read.

This bit is cleared by writing '1' to the bit or by disabling the receiver.

This bit is set if the received character had a frame error, i.e., when the first stop bit is zero.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear it.

Bit 0 – PERR: Parity Error

Reading this bit before reading the Data register will indicate the error status of the next character to be read.

This bit is cleared by writing '1' to the bit or by disabling the receiver.

This bit is set if parity checking is enabled (CTRLA.FORM is 0x1, 0x5) and a parity error is detected.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear it.

31.8.10 Synchronization Busy

Name: SYNCBUSY

Offset: 0x1C [ID-00000fa7]

Reset: 0x00000000

Property: -

32.6.2.4 Data Register

The SPI Transmit Data register (TxDATA) and SPI Receive Data register (RxDATA) share the same I/O address, referred to as the SPI Data register (DATA). Writing DATA register will update the Transmit Data register. Reading the DATA register will return the contents of the Receive Data register.

32.6.2.5 SPI Transfer Modes

There are four combinations of SCK phase and polarity to transfer serial data. The SPI data transfer modes are shown in [SPI Transfer Modes \(Table\)](#) and [SPI Transfer Modes \(Figure\)](#).

SCK phase is configured by the Clock Phase bit in the CTRLA register (CTRLA.CPHA). SCK polarity is programmed by the Clock Polarity bit in the CTRLA register (CTRLA.CPOL). Data bits are shifted out and latched in on opposite edges of the SCK signal. This ensures sufficient time for the data signals to stabilize.

Table 32-3. SPI Transfer Modes

Mode	CPOL	CPHA	Leading Edge	Trailing Edge
0	0	0	Rising, sample	Falling, setup
1	0	1	Rising, setup	Falling, sample
2	1	0	Falling, sample	Rising, setup
3	1	1	Falling, setup	Rising, sample

Note:

Leading edge is the first clock edge in a clock cycle.

Trailing edge is the second clock edge in a clock cycle.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
RBSA[15:8]								
Access	R/W							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
RBSA[7:0]								
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – RBSA[15:0]: Rx Buffer Start Address

Configures the start address of the Rx Buffers section in the Message RAM. Also used to reference debug message A,B,C. When the CAN module addresses the Message RAM it addresses 32-bit words, not single bytes. The configurable start addresses are 32-bit word addresses, i.e. only bits 15 to 2 are evaluated, the two least significant bits are ignored. Bits 1 to 0 will always be read back as “00”.

34.8.31 Rx FIFO 1 Configuration

This register is write-restricted and only writable if bit fields CCCR.CCE = 1 and CCCR.INIT = 1.

Name: RXF1C
Offset: 0xB0 [ID-0000a4bb]
Reset: 0x00000000
Property: Write-restricted

Bits 2:0 – F0DS[2:0]: Rx FIFO 0 Data Field Size

In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx FIFO 0, only the number of bytes as configured by RXESC are stored to the Rx FIFO 0 element. The rest of the frame's data field is ignored.

Value	Name	Description
0x0	DATA8	8 byte data field.
0x1	DATA12	12 byte data field.
0x2	DATA16	16 byte data field.
0x3	DATA20	20 byte data field.
0x4	DATA24	24 byte data field.
0x5	DATA32	32 byte data field.
0x6	DATA48	48 byte data field.
0x7	DATA64	64 byte data field.

34.8.35 Tx Buffer Configuration

This register is write-restricted and only writable if bit fields CCCR.CCE = 1 and CCCR.INIT = 1.

Note: Be aware that the sum of TFQS and NDTB may not be greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.

Name: TXBC

Offset: 0xC0 [ID-0000a4bb]

Reset: 0x00000000

Property: Write-restricted

Bit	31	30	29	28	27	26	25	24			
		TFQM		TFQS[5:0]							
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset		0	0	0	0	0	0	0			
Bit	23	22	21	20	19	18	17	16			
				NDTB[5:0]							
Access			R/W	R/W	R/W	R/W	R/W	R/W			
Reset			0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8			
				TBSA[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
				TBSA[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			

Bit 30 – TFQM: Tx FIFO/Queue Mode

Bit	31	30	29	28	27	26	25	24
<hr/>								
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
<hr/>								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
<hr/>								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
<hr/>								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 21 – TFQF: Tx FIFO/Queue Full

Value	Description
0	Tx FIFO/Queue not full.
1	Tx FIFO/Queue full.

Bits 20:16 – TFQPI[4:0]: Tx FIFO/Queue Put Index

Tx FIFO/Queue write index pointer, range 0 to 31.

Bits 12:8 – TFGI[4:0]: Tx FIFO/Queue Get Index

Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1').

Bits 5:0 – TFFL[5:0]: Tx FIFO Free Level

Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1').

34.8.37 Tx Buffer Element Size Configuration

This register is write-restricted and only writable if bit fields CCCR.CCE = 1 and CCCR.INIT = 1.

Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes >8 bytes are intended for CAN FD operation only.

Name: TXESC
Offset: 0xC8 [ID-0000a4bb]
Reset: 0x00000000
Property: Write-restricted

$$\left(\frac{V_{ADC} - V_{ADCR}}{temp - temp_R}\right) = \left(\frac{V_{ADCH} - V_{ADCR}}{temp_H - temp_R}\right)$$

The voltages V_x are acquired as 12-bit ADC values ADC_x , with respect to an internal reference voltage INT1V_x:

[Equation 1]

$$V_{ADCx} = ADC_x \cdot \frac{\text{INT1V}_x}{2^{12} - 1}$$

For the measured value of the temperature sensor, ADC_m , the reference voltage is assumed to be perfect, i.e., $\text{INT1V}_m = \text{INT1V}_c = 1\text{V}$. These substitutions yield a coarse value of the measured temperature $temp_C$:

[Equation 2]

$$temp_C = temp_R + \left[\frac{\left(\left(ADC_m \cdot \frac{\text{INT1V}_c}{2^{12} - 1} \right) - \left(ADC_R \cdot \frac{\text{INT1V}_R}{2^{12} - 1} \right) \right) \cdot (temp_H - temp_R)}{\left(ADC_H \cdot \frac{\text{INT1V}_H}{2^{12} - 1} \right) - \left(ADC_R \cdot \frac{\text{INT1V}_R}{2^{12} - 1} \right)} \right]$$

Or, after eliminating the 12-bit scaling factor ($2^{12}-1$):

[Equation 3]

$$temp_C = temp_R + \left[\frac{\{ADC_m \cdot \text{INT1V}_c - (ADC_R \cdot \text{INT1V}_R)\} \cdot (temp_H - temp_R)}{\{(ADC_H \cdot \text{INT1V}_H) - (ADC_R \cdot \text{INT1V}_R)\}} \right]$$

Equation 3 is a coarse value, because we assumed that $\text{INT1V}_c = 1\text{V}$. To achieve a more accurate result, we replace INT1V_c with an interpolated value INT1V_m . We use the two data pairs ($temp_R$, INT1V_R) and ($temp_H$, INT1V_H) and yield:

$$\left(\frac{\text{INT1V}_m - \text{INT1V}_R}{temp_m - temp_R}\right) = \left(\frac{\text{INT1V}_H - \text{INT1V}_R}{temp_H - temp_R}\right)$$

Using the coarse temperature value $temp_C$, we can infer a more precise INT1V_m value during the ADC conversion as:

[Equation 4]

$$\text{INT1V}_m = \text{INT1V}_R + \left(\frac{(\text{INT1V}_H - \text{INT1V}_R) \cdot (temp_C - temp_R)}{(temp_H - temp_R)} \right)$$

Back to Equation 3, we replace the simple $\text{INT1V}_c = 1\text{V}$ by the more precise INT1V_m of Equation 4, and find a more accurate temperature value $temp_f$:

[Equation 5]

$$temp_f = temp_R + \left[\frac{\{ADC_m \cdot \text{INT1V}_m - (ADC_R \cdot \text{INT1V}_R)\} \cdot (temp_H - temp_R)}{\{(ADC_H \cdot \text{INT1V}_H) - (ADC_R \cdot \text{INT1V}_R)\}} \right]$$

38.6.4 DMA Operation

The ADC generates the following DMA request:

- Result Conversion Ready (RESRDY): the request is set when a conversion result is available and cleared when the RESULT register is read. When the averaging operation is enabled, the DMA request is set when the averaging is completed and result is available.

[Register Synchronization](#)

Table 45-12. I/O Pins Dynamic Characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Normal	High	Normal	High	Units
			pins	Sink pins	pins	Sink pins	
		DRVSTR=0			DRVSTR=1		
t _{RISE}	Maximum rise time	VDD = 5.0V, load = 20pF	15	12	8	7	ns
t _{FALL}	Maximum fall time	VDD = 5.0V, load = 20pF	14	11	7	7	

1. These values are based on simulation. These values are not covered by test limits in production or characterization.
2. The following pins are High Sink pins and have different properties than normal pins: PA10, PA11, PB10, PB11.

Related Links[I/O Multiplexing and Considerations](#)[PINCFG](#)**45.10 Analog Characteristics****45.10.1 POR - Power On Reset Characteristics****Table 45-13. POR Characteristics**

Symbol	Parameters	Min	Typ	Max	Unit
V _{POT+}	Voltage threshold Level on Vddin rising	-	2.55	-	V
V _{POT-}	Voltage threshold Level on Vddin falling	1.53	1.75	1.97	

47.6 Oscillator Characteristics

47.6.1 Crystal Oscillator (XOSC) Characteristics

The following table describes the characteristics for the oscillator when a digital clock is applied on XIN.

Table 47-18. Digital Clock Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
f_{CPXIN}	XIN clock frequency	Digital mode	-	-	48	MHz
$DC_{XIN}^{(1)}$	XIN clock duty cycle	Digital mode	40	50	60	%

1. These are based on simulation. These values are not covered by test or characterization

The following table describes the characteristics for the oscillator when a crystal is connected between XIN and XOUT as shown in the figure below. The user must choose a crystal oscillator where the crystal load capacitance C_L is within the range given in the table. The exact value of C_L can be found in the crystal datasheet. The capacitance of the external capacitors (C_{LEXT}) can then be computed as follows:

$$C_{LEXT} = 2(C_L + C_{STRAY} - C_{SHUNT})$$

where C_{STRAY} is the capacitance of the pins and PCB, C_{SHUNT} is the shunt capacitance of the crystal.

Figure 47-5. Oscillator Connection




Table 47-19. Multi Crystal Oscillator Electrical Characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
Fout	Crystal oscillator frequency		0.4	-	32	MHz
ESR	Crystal Equivalent Series Resistance - SF = 3	$F = 0.455 \text{ MHz}$	-	-	443	Ω
		$CL = 100\text{pF}$ $XOSC.GAIN = 0$				
		$F = 2\text{MHz}$ $CL=20\text{pF}$	-	-	383	

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
C _{XOUT32K}			-	4.1	-	
T _{START}	Startup time	F = 32.768kHz, C _L =12.5 pF	-	16	24	Kcycles

1. These are based on simulation. These values are not covered by test or characterization

47.6.3 32.768kHz Internal Oscillator (OSC32K) Characteristics

Table 47-22. 32 kHz RC Oscillator Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
F _{OUT}	Output frequency	T _a =25°C VDDANA = 5.0V	30.965	32.768	34.570	kHz
		T _a =25°C Over [2.7, 5.5]V	29.164	32.768	36.044	kHz
		Over [-40,105]°C Over [2.7, 5.5]V	25.559	32.768	37.683	kHz
			-	1	2	cycles
T _{STARTUP}	Startup time		-	50	-	%

1. These are based on simulation. These values are not covered by test or characterization.

47.6.4 48MHz RC Oscillator (OSC48M) Characteristics

Table 47-23. Power Consumption⁽¹⁾

Symbol	Parameters	Conditions	T _a	Typ.	Max	Units
I _{DD}	Current consumption	F _{OUT} = 48 MHz VDD = 5.0V	Max 105°C Typ 25°C	87	341	µA

1. These are based on characterization.