



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	52
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x12b, 3x16b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamc21j16a-ant

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 3-1. System Block Diagram for SAM C20/C21

Related Links TCC Configurations Multiplexed Signals the interrupt is disabled, or the PAC is reset. All interrupt requests from the peripheral are ORed together on system level to generate one combined interrupt request to the NVIC. The user must read the INTFLAGAHB and INTFLAGn registers to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated.

#### **Related Links**

Nested Vector Interrupt Controller Sleep Mode Controller

#### 11.5.5 Events

•

The PAC can generate the following output event:

Error (ERR): Generated when one of the interrupt flag registers bits is set

Writing a '1' to an Event Output bit in the Event Control Register (EVCTRL.ERREO) enables the corresponding output event. Writing a '0' to this bit disables the corresponding output event.

#### 11.5.6 Sleep Mode Operation

In Sleep mode, the PAC is kept enabled if an available bus master (CPU, DMA) is running. The PAC will continue to catch access errors from the module and generate interrupts or events.

#### 11.5.7 Synchronization

Not applicable.

# Name: DIVIDEND Offset: 0x08 Reset: 0x0000 Property: -

31	30	29	28	27	26	25	24
			DIVIDEN	ID[31:24]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			DIVIDEN	ID[23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			DIVIDE	ND[15:8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			DIVIDE	ND[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	R/W 0 23 R/W 0 15 R/W 0 7	R/W         R/W           0         0           23         22           R/W         R/W           0         0           15         14           R/W         R/W           0         0           7         6           R/W         R/W	R/W         R/W         R/W           0         0         0         0           23         22         21         21           R/W         R/W         R/W         0         0           15         14         13         13           R/W         R/W         R/W         0         0           7         6         5         5           R/W         R/W         R/W         R/W	R/W         R/W         R/W         R/W         R/W         R/W         O         <	DIVIDEND[31:24]         R/W       R/W       R/W       R/W         0       0       0       0       0         23       22       21       20       19         DIVIDEND[23:16]       DIVIDEND[23:16]       11         R/W       R/W       R/W       R/W         0       0       0       0         15       14       13       12       11         DIVIDEND[15:8]       DIVIDEND[15:8]       14       13       12       11         7       6       5       4       3       12       11         7       6       5       4       3       12       11         DIVIDEND[15:8]       DIVIDEND[15:8]       14       13       12       11         R/W       R/W       R/W       R/W       0       0       0         7       6       5       4       3       12       11         DIVIDEND[7:0]       DIVIDEND[7:0]       NW       NW       NW	$\begin{array}{c c c c c c c c } \hline \text{DIVIDEND[31:24]} \\ \hline \text{R/W} & \text{R/W} & \text{R/W} & \text{R/W} \\ \hline \text{O} & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 \\ \hline 23 & 22 & 21 & 20 & 19 & 18 \\ \hline \text{DIVIDEND[23:16]} & & \\ \hline \text{DIVIDEND[23:16]} & & \\ \hline \text{R/W} & \text{R/W} & \text{R/W} & \text{R/W} \\ \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 15 & 14 & 13 & 12 & 11 & 10 \\ \hline 15 & 14 & 13 & 12 & 11 & 10 \\ \hline \text{DIVIDEND[15:8]} & & \\ \hline \text{R/W} & \text{R/W} & \text{R/W} & \text{R/W} \\ \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 7 & 6 & 5 & 4 & 3 & 2 \\ \hline \text{DIVIDEND[7:0]} & & \\ \hline \text{R/W} & \text{R/W} & \text{R/W} & \text{R/W} \\ \hline \end{array}$	DIVIDEND[31:24]           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W         Q/W         <

# Bits 31:0 – DIVIDEND[31:0]: Dividend Value

Holds the 32-bit dividend for the divide operation. If the Signed bit in Control A register (CTRLA.SIGNED) is zero, DIVIDEND is unsigned. If CTRLA.SIGNED = 1, DIVIDEND is signed two's complement. Refer to Performing Division, Operand Size and Signed Division.

## 14.8.4 Divisor


Name:DIVISOROffset:0x0CReset:0x0000Property:-

 Name:
 VREF

 Offset:
 0x1C [ID-00001e33]

 Reset:
 0x0000000

 Property:
 PAC Write-Protection



#### Bits 19:16 – SEL[3:0]: Voltage Reference Selection

These bits select the Voltage Reference for the ADC / SDADC/ DAC.

Value	Description
0x0	1.024V voltage reference typical value.
0x2	2.048V voltage reference typical value.
0x3	4.096V voltage reference typical value.
Others	Reserved

#### Bit 7 – ONDEMAND: On Demand Control

The On Demand operation mode allows to enable or disable the voltage reference depending on peripheral requests.

Value	Description
0	The voltage reference is always on, if enabled.
1	The voltage reference is enabled when a peripheral is requesting it. The voltage reference is disabled if no peripheral is requesting it.

# Bit 6 – RUNSTDBY: Run In Standby

The bit controls how the voltage reference behaves during standby sleep mode.

Value	Description
0	The voltage reference is halted during standby sleep mode.
1	The voltage reference is not stopped in standby sleep mode. If VREF.ONDEMAND=1, the voltage reference will be running when a peripheral is requesting it. If VREF.ONDEMAND=0, the voltage reference will always be running in standby sleep mode.

# SAM C20/C21

Bit	15	14	13	12	11	10	9	8
	OVF						CMPn	CMPn
Access	R/W						R/W	R/W
Reset	0						0	0
Bit	7	6	5	4	3	2	1	0
	PERn							
Access	R/W							
Reset	0	0	0	0	0	0	0	0
	R/W	R/V						

### Bit 15 – OVF: Overflow Interrupt Enable

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Overflow Interrupt Enable bit, which enables the Overflow interrupt.

Value	Description
0	The Overflow interrupt is disabled.
1	The Overflow interrupt is enabled.

## Bits 9:8 – CMPn: Compare n Interrupt Enable [n = 1..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Compare n Interrupt Enable bit, which and enables the Compare n interrupt.

Value	Description
0	The Compare n interrupt is disabled.
1	The Compare n interrupt is enabled.

#### Bits 7:0 – PERn: Periodic Interval n Interrupt Enable [n = 7..0]

Writing a '0' to this bit has no effect. Writing a '1' to this bit will set the Periodic Interval n Interrupt Enable bit, which enables the Periodic Interval n interrupt.

Value	Description
0	Periodic Interval n interrupt is disabled.
1	Periodic Interval n interrupt is enabled.

#### 24.10.5 Interrupt Flag Status and Clear in COUNT16 mode (CTRLA.MODE=1)

Name:	INTFLAG
Offset:	0x0C
Reset:	0x0000
<b>Property:</b>	-

Increase Priority (INCPRI): increase channel priority

Setting the Channel Control B Event Input Enable bit (CHCTRLB.EVIE=1) enables the corresponding action on input event. clearing this bit disables the corresponding action on input event. Note that several actions can be enabled for incoming events. If several events are connected to the peripheral, any enabled action will be taken for any of the incoming events. For further details on event input actions, refer to Event Input Action section.

#### **Related Links**

EVSYS – Event System CHCTRLB BTCTRL

## 25.6.7 Sleep Mode Operation

Each DMA channel can be configured to operate in any sleep mode. To be able to run in standby, the RUNSTDBY bit in Channel Control A register (CHCTRLA.RUNSTDBY) must be written to '1'. The DMAC can wake up the device using interrupts from any sleep mode or perform actions through the Event System.

For channels with CHCTRLA.RUNSTDBY=0, it is up to software to stop DMA transfers on these channels and wait for completion before going to standby mode using the following sequence:

- 1. Suspend the DMAC channels for which CHCTRLA.RUNSTDBY=0.
- 2. Check the SYNCBUSY bits of registers accessed by the DMAC channels being suspended.
- 3. Go to sleep
- 4. When the device wakes up, resume the suspended channels.

**Note:** In standby sleep mode, the DMAC can only access RAM when it is not back biased (PM.STDBYCFG.BBIASxx=0x0)

#### 25.6.8 Synchronization

Not applicable.

31	30	29	28	27	26	25	24
			DIRCLE	R[31:24]			
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			DIRCLE	R[23:16]			
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
DIRCLR[15:8]							
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			DIRCL	_R[7:0]			
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0
	RW 0 23 RW 0 15 RW 0 7 RW	RW         RW           0         0           23         22           RW         RW           0         0           15         14           RW         RW           0         0           7         6           RW         RW           RW         RW	RW         RW         RW           0         0         0           23         22         21           RW         RW         RW           0         0         0           15         14         13           RW         RW         RW           0         0         0           7         6         5           RW         RW         RW	RW         RW         RW         RW         RW         QW         QW         QW         QW         QW         QU         QU<	RW       RW       RW       RW       RW         0       0       0       0       0         23       22       21       20       19         23       22       21       20       19         DIRCLR[23:16]       DIRCLR[23:16]       11       11         RW       RW       RW       RW       RW         0       0       0       0       0         15       14       13       12       11         DIRCLR[15:8]       DIRCLR[15:8]       11       11         RW       RW       RW       RW       Q         0       0       0       0       0         7       6       5       4       3         DIRCLR[7:0]       RW       RW       RW       RW	RW       RW       RW       RW       RW       RW         0       0       0       0       0       0         23       22       21       20       19       18         DIRCLR[23:16]         RW       RW       RW       RW         0       0       0       0       0         15       14       13       12       11       10         DIRCLR[15:8]         RW       RW       RW       RW       RW         0       0       0       0       0         7       6       5       4       3       2         DIRCLR[7:0]         RW       RW       RW       RW       RW	RW       RW       RW       RW       RW       RW       RW         0       0       0       0       0       0       0         23       22       21       20       19       18       17         23       22       21       20       19       18       17         DIRCLR[23:16]         RW       RW       RW       RW       RW         0       0       0       0       0       0         15       14       13       12       11       10       9         DIRCLR[15:8]         RW       RW       RW       RW       RW       Q       0       0         7       6       5       4       3       2       1       1         DIRCLR[7:0]         RW       RW       RW       RW       RW       RW       RW

#### Bits 31:0 – DIRCLR[31:0]: Port Data Direction Clear

Writing a '0' to a bit has no effect.

Writing a '1' to a bit will clear the corresponding bit in the DIR register, which configures the I/O pin as an input.

Value	Description
0	The corresponding I/O pin in the PORT group will keep its configuration.
1	The corresponding I/O pin in the PORT group is configured as input.

#### 28.9.3 Data Direction Set

This register allows the user to set one or more I/O pins as an output, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Direction (DIR), Data Direction Toggle (DIRTGL) and Data Direction Clear (DIRCLR) registers.



**Tip:** The I/O pins are assembled in pin groups ("PORT groups") with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

Name:DIRSETOffset:0x08Reset:0x00000000Property:PAC Write-Protection

# 30. SERCOM – Serial Communication Interface

## 30.1 Overview

There are up to eight instances of the serial communication interface (SERCOM) peripheral.

A SERCOM can be configured to support a number of modes: I<sup>2</sup>C, SPI, and USART. When SERCOM is configured and enabled, all SERCOM resources will be dedicated to the selected mode.

The SERCOM serial engine consists of a transmitter and receiver, baud-rate generator and address matching functionality. It can use the internal generic clock or an external clock to operate in all sleep modes.

#### **Related Links**

SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter SERCOM SPI – SERCOM Serial Peripheral Interface SERCOM I2C – SERCOM Inter-Integrated Circuit

# 30.2 Features

- Interface for configuring into one of the following:
  - Inter-Integrated Circuit (I<sup>2</sup>C) Two-wire Serial Interface
  - System Management Bus (SMBus<sup>™</sup>) compatible
  - Serial Peripheral Interface (SPI)
  - Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
- Single transmit buffer and double receive buffer
- Baud-rate generator
- Address match/mask logic
- Operational in all Sleep modes with an external clock source
- Can be used with DMA

See the Related Links for full feature lists of the interface configurations.

#### **Related Links**

SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter SERCOM SPI – SERCOM Serial Peripheral Interface SERCOM I2C – SERCOM Inter-Integrated Circuit

Value	Description
0	MSB is transferred first.
1	LSB is transferred first.

#### Bit 29 – CPOL: Clock Polarity

In combination with the Clock Phase bit (CPHA), this bit determines the SPI transfer mode.

This bit is not synchronized.

Va	alue	Description
0		SCK is low when idle. The leading edge of a clock cycle is a rising edge, while the trailing edge is a falling edge.
1		SCK is high when idle. The leading edge of a clock cycle is a falling edge, while the trailing edge is a rising edge.

#### Bit 28 – CPHA: Clock Phase

In combination with the Clock Polarity bit (CPOL), this bit determines the SPI transfer mode.

This bit is not synchronized.

Mode	CPOL	СРНА	Leading Edge	Trailing Edge
0x0	0	0	Rising, sample	Falling, change
0x1	0	1	Rising, change	Falling, sample
0x2	1	0	Falling, sample	Rising, change
0x3	1	1	Falling, change	Rising, sample

Value	Description
0	The data is sampled on a leading SCK edge and changed on a trailing SCK edge.
1	The data is sampled on a trailing SCK edge and changed on a leading SCK edge.

#### Bits 27:24 – FORM[3:0]: Frame Format

This bit field selects the various frame formats supported by the SPI in slave mode. When the 'SPI frame with address' format is selected, the first byte received is checked against the ADDR register.

FORM[3:0]	Name	Description
0x0	SPI	SPI frame
0x1	-	Reserved
0x2	SPI_ADDR	SPI frame with address
0x3-0xF	-	Reserved

#### Bits 21:20 – DIPO[1:0]: Data In Pinout

These bits define the data in (DI) pad configurations.

In master operation, DI is MISO.

In slave operation, DI is MOSI.

These bits are not synchronized.

# 33.9 Register Summary - I2C Master

Offset	Name	Bit Pos.								
0x00		7:0	RUNSTDBY				MODE[2:0]		ENABLE	SWRST
0x01	CTRLA	15:8								
0x02	UTRLA	23:16	SEXTTOEN	MEXTTOEN	SDAHC	DLD[1:0]				PINOUT
0x03		31:24		LOWTOUT	INACTO	)UT[1:0]	SCLSM		SPEE	:D[1:0]
0x04		7:0								
0x05	CTRLB	15:8							QCEN	SMEN
0x06		23:16						ACKACT	CME	D[1:0]
0x07		31:24								
0x08										
	Reserved									
0x0B										
0x0C		7:0				BAU	D[7:0]			
0x0D	BAUD	15:8				BAUDL	_OW[7:0]			
0x0E	BAOD	23:16				HSBA	UD[7:0]			
0x0F		31:24				HSBAUD	DLOW[7:0]			
0x10										
	Reserved									
0x13										
0x14	INTENCLR	7:0	ERROR						SB	MB
0x15	Reserved									
0x16	INTENSET	7:0	ERROR						SB	MB
0x17	Reserved									
0x18	INTFLAG	7:0	ERROR						SB	MB
0x18	DATA	7:0				DAT	A[7:0]			
0x19	DATA	15:8								
0x1A	0747110	7:0	CLKHOLD	LOWTOUT	BUSSTA	ATE[1:0]		RXNACK	ARBLOST	BUSERR
0x1B	STATUS	15:8						LENERR	SEXTTOUT	MEXTTOUT
0x1C		7:0						SYSOP	ENABLE	SWRST
0x1D	01410011014	15:8								
0x1E	SYNCBUSY	23:16								
0x1F		31:24								
0x21										
	Reserved									
0x23										
0x24		7:0				ADD	R[7:0]			
0x25	4000	15:8	TENBITEN	HS	LENEN				ADDR[10:8]	
0x26	ADDR	23:16				LEN	N[7:0]			
0x27		31:24								
0x28										
	Reserved									
0x2F										
0x30	DBGCTRL	7:0								DBGSTOP

#### 34.8.5 Test

Name: TEST Offset: 0x10 [ID-0000a4bb] **Reset:** 0x0000000 Property: Read-only, Write-restricted Bit 31 30 29 28 27 26 25 24 Access Reset Bit 23 22 21 20 19 18 17 16 Access Reset Bit 15 14 13 12 9 8 11 10 Access Reset 7 6 Bit 5 4 3 2 1 0 LBCK RX TX[1:0] R/W Access R R/W R/W 0 0 Reset 0 0

#### Bit 7 – RX: Receive Pin

Monitors the actual value of pin CAN\_RX

Value	Description
0	The CAN bus is dominant (CAN_RX = 0).
1	The CAN bus is recessive (CAN_RX = 1).

#### Bits 6:5 – TX[1:0]: Control of Transmit Pin

This field defines the control of the transmit pin.

Value	Name	Description
0x0	CORE	Reset value, CAN_TX controlled by CAN core, updated at the end of CAN bit
		time.
0x1	SAMPLE	Sample Point can be monitored at pin CAN_TX.
0x2	DOMINANT	Dominant ('0') level at pin CAN_TX.
0x3	RECESSIVE	Recessive ('1') level at pin CAN_TX.

# Bit 4 – LBCK: Loop Back Mode

Value	Description
0	Loop Back Mode is disabled.
1	Loop Back Mode is enabled.

Bit	7	6	5	4	3	2	1	0
							WAVEG	EN[1:0]
Access							R/W	R/W
Reset							0	0

#### Bits 1:0 – WAVEGEN[1:0]: Waveform Generation Mode

These bits select the waveform generation operation. They affect the top value, as shown in Waveform Output Operations. They also control whether frequency or PWM waveform generation should be used. The waveform generation operations are explained in Waveform Output Operations.


These bits are not synchronized.

Value	Name	Operation	Top Value	Output Waveform on Match	Output Waveform on Wraparound
0x0	NFRQ	Normal frequency	PER <sup>1</sup> / Max	Toggle	No action
0x1	MFRQ	Match frequency	CC0	Toggle	No action
0x2	NPWM	Normal PWM	PER <sup>1</sup> / Max	Set	Clear
0x3	MPWM	Match PWM	CC0	Set	Clear

1) This depends on the TC mode: In 8-bit mode, the top value is the Period Value register (PER). In 16and 32-bit mode it is the respective MAX value.

#### 35.7.1.10 Driver Control

Name:DRVCTRLOffset:0x0DReset:0x00Property:PAC Write-Protection, Enable-Protected



#### Bit 0 – INVENx: Output Waveform x Invert Enable

Bit x of INVEN[1:0] selects inversion of the output or capture trigger input of channel x.

V	alue	Description
0		Disable inversion of the WO[x] output and IO input pin.
1		Enable inversion of the WO[x] output and IO input pin.

#### 35.7.1.11 Debug Control

#### 36.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. In order to use interrupt requests of this peripheral, the Interrupt Controller (NVIC) must be configured first. Refer to *Nested Vector Interrupt Controller* for details.

#### **Related Links**

Nested Vector Interrupt Controller

#### 36.5.6 Events

The events of this peripheral are connected to the Event System.

#### **Related Links**

EVSYS – Event System

#### 36.5.7 Debug Operation

When the CPU is halted in debug mode, this peripheral will halt normal operation. This peripheral can be forced to continue operation during debugging - refer to the Debug Control (DBGCTRL) register for details.

Refer to DBGCTRL register for details.

#### 36.5.8 Register Access Protection

Registers with write-access can be optionally write-protected by the Peripheral Access Controller (PAC), except for the following:

- Interrupt Flag register (INTFLAG)
- Status register (STATUS)
- Period and Period Buffer registers (PER, PERBUF)
- Compare/Capture and Compare/Capture Buffer registers (CCx, CCBUFx)
- Control Waveform register (WAVE)
- Control Waveform Buffer register (WAVEBUF)
- Pattern Generation Value and Pattern Generation Value Buffer registers (PATT, PATTBUF)

**Note:** Optional write-protection is indicated by the "PAC Write-Protection" property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger.

#### 36.5.9 Analog Connections

Not applicable.

# 36.6 Functional Description

#### 36.6.1 Principle of Operation

The following definitions are used throughout the documentation:

# SAM C20/C21

Bit	31	30	29	28	27	26	25	24
					MCEOx	MCEOx	MCEOx	MCEOx
Access			·		R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	23	22	21	20	19	18	17	16
					MCEIx	MCEIx	MCEIx	MCEIx
Access			•		R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	15	14	13	12	11	10	9	8
	TCEIx	TCEIx	TCINVx	TCINVx		CNTEO	TRGEO	OVFEO
Access	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset	0	0	0	0		0	0	0
Bit	7	6	5	4	3	2	1	0
	CNTS	EL[1:0]		EVACT1[2:0]		EVACT0[2:0]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

#### Bits 27,26,25,24 – MCEOx: Match or Capture Channel x Event Output Enable

These bits control if the Match/capture event on channel x is enabled and will be generated for every match or capture.

Value	Description
0	Match/capture x event is disabled and will not be generated.
1	Match/capture x event is enabled and will be generated for every compare/capture on channel x.

#### Bits 19,18,17,16 – MCEIx: Match or Capture Channel x Event Input Enable

These bits indicate if the Match/capture x incoming event is enabled

These bits are used to enable match or capture input events to the CCx channel of TCC.

Value	Description
0	Incoming events are disabled.
1	Incoming events are enabled.

#### Bits 15,14 – TCEIx: Timer/Counter Event Input x Enable

This bit is used to enable input event x to the TCC.

Value	Description
0	Incoming event x is disabled.
1	Incoming event x is enabled.


#### Bits 13,12 – TCINVx: Timer/Counter Event x Invert Enable

This bit inverts the event x input.

Value	Description
0	Input event source x is not inverted.
1	Input event source x is inverted.

# 37.3 Block Diagram

Figure 37-1. Configurable Custom Logic



# 37.4 Signal Description

Pin Name	Туре	Description
OUT[n:0]	Digital output	Output from lookup table
IN[3n+2:0]	Digital input	Input to lookup table

1. n is the number of CCL groups.

Refer to *I/O Multiplexing and Considerations* for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

### **Related Links**

I/O Multiplexing and Considerations

# 37.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

### 37.5.1 I/O Lines

Using the CCL I/O lines requires the I/O pins to be configured. Refer to *PORT - I/O Pin Configuration* for details.

#### **Related Links**

PORT: IO Pin Controller

#### 37.5.2 Power Management

This peripheral can continue to operate in any sleep mode where its source clock is running. Events connected to the event system can trigger other operations in the system without exiting sleep modes.

#### **Related Links**

I/O Multiplexing and Considerations

#### 39.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

#### 39.5.1 I/O Lines

Using the SDADC's I/O lines requires the I/O pins to be configured using the port configuration (PORT).

#### **Related Links**

PORT - I/O Pin Controller Sigma-Delta Analog-to-Digital Converter (SDADC) Characteristics

#### 39.5.2 Power Management

The SDADC will continue to operate in any sleep mode where the selected source clock is running. The SDADC's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the Power Manager chapter for details on the different sleep modes.

#### 39.5.3 Clocks

The SDADC bus clock (CLK\_SDADC\_APB) can be enabled and disabled in the Main Clock module, and the default state of CLK\_SDADC\_APB can be found in the Peripheral Clock Masking section.

A generic clock (GCLK\_SDADC) is required to generate the CLK\_SDADC to the SDADC analog module. This clock must be configured and enabled in the Generic Clock Controller (GCLK) before using the SDADC. The CLK\_SDADC is the SDADC clock connects to SDADC analog module and its range is between GCLK\_SDADC/2, if PRESCALER is 0, and GCLK\_SDADC/512, if PRESCALER is set to 255 (0xFF). Please refers to CTRLB register for more detail.

The SDADC data sampling clock CLK\_SDADC\_FS in the SDADC analog module is the CLK\_SDADC/4.

This GCLK\_SDADC is asynchronous to the bus clock (CLK\_SDADC\_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains.

#### **Related Links**

Peripheral Clock Masking GCLK - Generic Clock Controller

#### 39.5.4 DMA

The DMA request line is connected to the DMA Controller (DMAC). Using the SDADC DMA requests requires the DMA

Controller to be configured first. .

#### **Related Links**

DMAC - Direct Memory Access Controller

#### 39.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using the SDADC interrupt requires the interrupt controller to be configured first.

#### **Related Links**

Nested Vector Interrupt Controller

 The negative input is selected by the Negative Input MUX Select bit group in the Comparator Control register (COMPCTRLx.MUXNEG)

In the case of using an external I/O pin, the selected pin must be configured for analog use in the PORT Controller by disabling the digital input and output. The switching of the analog input multiplexers is controlled to minimize crosstalk between the channels. The input selection must be changed only while the individual comparator is disabled.

**Note:** For internal use of the comparison results by the CCL, this bit must be 0x1 or 0x2.

#### 40.6.4 Window Operation

Each comparator pair can be configured to work together in window mode. In this mode, a voltage range is defined, and the comparators give information about whether an input signal is within this range or not. Window mode is enabled by the Window Enable x bit in the Window Control register (WINCTRL.WENx). Both comparators in a pair must have the same measurement mode setting in their respective Comparator Control Registers (COMPCTRLx.SINGLE).

To physically configure the pair of comparators for window mode, the same I/O pin must be chosen as positive input for each comparator, providing a shared input signal. The negative inputs define the range for the window. In Figure 40-5, COMP0 defines the upper limit and COMP1 defines the lower limit of the window, as shown but the window will also work in the opposite configuration with COMP0 lower and COMP1 higher. The current state of the window function is available in the Window x State bit group of the Status register (STATUS.WSTATEx).

Window mode can be configured to generate interrupts when the input voltage changes to below the window, when the input voltage changes to above the window, when the input voltage changes into the window or when the input voltage changes outside the window. The interrupt selections are set by the Window Interrupt Selection bit field in the Window Control register (WINCTRL.WINTSEL). Events are generated using the inside/outside state of the window, regardless of whether the interrupt is enabled or not. Note that the individual comparator outputs, interrupts and events continue to function normally during window mode.

When the comparators are configured for window mode and single-shot mode, measurements are performed simultaneously on both comparators. Writing '1' to either Start Comparison bit in the Control B register (CTRLB.STARTx) will start a measurement. Likewise either peripheral event can start a measurement.

# SAM C20/C21

Parameter	Conditions	Max.	Units
	VOL/VOH = VDD/2		
	VDD = 4.5V	12.55	
	Load = 20pF		
	VOL/VOH = VDD/2		
RX <sub>CAN</sub> input delay	VDD = 2.7V	27.4	
	VOL/VOH = VDD/2		
	VDD = 4.5V	18.9	
	VOL/VOH = VDD/2		

1. These values are based on simulation. These values are not covered by test limits in production.

1. These are based on characterization.

# 46.4.4 Digital-to-Analog Converter (DAC) Characteristics Table 46-7. Power Consumption<sup>(1)</sup>

Symbol	Parameters	Conditions	Та	Тур.	Max	Units
IDD VDDANA	DC supply current	Output buffer On, VREF = VDDANA=5.0V	Max 105°C Typ 25°C	318	414	μA
		Output buffer Off, VREF = VDDANA=0.5V	51	74	82	

1. These values are based on characterization.

# 46.4.5 Analog Comparator (AC) Characteristics Table 46-8. Power Consumption<sup>(1)</sup>

Symbol	Parameters	Conditions	Та	Тур.	Max	Units
IDDANA Current consumption - Vcm=Vddana/2,		COMPCTRLn.SPEED = 0x0, VDDANA =3.3V	Max 105°C Typ 25°C	10	13	μA
	+-100 mV overdrive from Vcm, Voltage scaler disabled	COMPCTRLn.SPEED = 0x3, VDDANA =3.3V		39	51	
	Current consumption Voltage scaler only	VDDANA =3.3V		43	57	

1. These values are based on characterization.

# 46.4.6 Temperature Sensor Characteristics

#### Table 46-9. Temperature Sensor Characteristics<sup>(1)</sup>

Parameter	Condition	Min.	Max.	Unit
Accuracy	[-40,105]°C	-14.6	10.5	°C

1. These are based on characterization. Data has been obtained by averaging 10 TSENS acquisitions per measurement.

# 46.5 NVM Characteristics

### Table 46-10. Flash Endurance

Symbol	Parameter	Conditions	Min.	Тур.	Units
Cyc <sub>NVM</sub>	Cycling Endurance <sup>(1)</sup>	-40°C < T <sub>A</sub> < 105°C	5k	-	Cycles

1. An endurance cycle is a write and an erase operation.


# Table 46-11. EEPROM Emulation<sup>(1)</sup> Endurance

Symbol	Parameter	Conditions	Min.	Тур.	Units
Cyc <sub>EEPROM</sub>	Cycling Endurance <sup>(2)</sup>	-40°C < T <sub>A</sub> < 105°C	100k	-	Cycles

## Table 48-4. Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

#### 48.2.2 64 pin TQFP



### Table 48-5. Device and Package Maximum Weight

300

mg