

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Detuns	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp210t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IABLE 1-1:	1		CRIPTIONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	Description
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 data in.
SDO1	0	_	SPI1 data out.
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	- I	ST	SPI2 data in.
SDO2	0	_	SPI2 data out.
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	1/O	ST	Synchronous serial data input/output for I2C1.
SCL2	1/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	1/O	ST	Synchronous serial data input/output for I2C2.
	1/0	ST/CMOS	
SOSCI		ST/CIVIUS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	_	32.768 kHz low-power oscillator crystal output.
TMS	I	ST	JTAG Test mode select pin.
TCK		ST	JTAG test clock input pin.
TDI		ST	JTAG test data input pin.
TDO	0	_	JTAG test data output pin.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
T3CK	I	ST	Timer3 external clock input.
T4CK	I	ST	Timer4 external clock input.
T5CK	I	ST	Timer5 external clock input.
T6CK	I	ST	Timer6 external clock input.
T7CK	I	ST	Timer7 external clock input.
T8CK	I	ST	Timer8 external clock input.
T9CK	I	ST	Timer9 external clock input.
U1CTS		ST	UART1 clear to send.
U1RTS	0		UART1 ready to send.
U1RX	I I	ST	UART1 receive.
U1TX	0		UART1 transmit.
U2CTS	-	ST	UART2 clear to send.
U2RTS	Ō		UART2 ready to send.
U2RX	Ĩ	ST	UART2 receive.
U2TX	Ö	_	UART2 transmit.
VDD	P	_	Positive supply for peripheral logic and I/O pins.
VCAP/VDDCORE	Р	_	CPU logic filter capacitor connection.
Vss	Р		Ground reference for logic and I/O pins.
VREF+		Analog	Analog voltage reference (high) input.
VREF-	Ι	Analog	Analog voltage reference (low) input.
Legend: CMO	S = CMO	S compatible	e input or output Analog = Analog input P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

5.2 RTSP Operation

The PIC24HJXXXGPX06/X08/X10 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 24-12 displays typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 24-12).

EQUATION 5-1: PROGRAMMING TIME

For example, if the device is operating at +85°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.02) \times (1 - 0.00375)} = 1.48 \text{ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 1.54 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 6. "Interrupts" (DS70224), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06/X08/X10 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJXXXGPX06/X08/X10 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJXXXGPX06/X08/X10 devices implement up to 61 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJXXXGPX06/X08/X10 device clears its registers in response to a Reset which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T2IP<2:0>				OC2IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		IC2IP<2:0>				DMA0IP<2:0>						
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as 'o)'									
bit 14-12	-	Timer2 Interrupt										
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
		upt source is disa										
bit 11	-	ented: Read as 'o										
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	111 = Interr	 Interrupt is priority 7 (nignest priority interrupt) • 										
	•											
	•											
		upt is priority 1 upt source is disa	ahlad									
bit 7		ented: Read as '										
bit 6-4	-	Input Capture C		errupt Priority h	oits							
		upt is priority 7 (I			110							
	•		0	, i,								
	•											
	• 001 = Interr	upt is priority 1										
		upt source is disa	abled									
bit 3	Unimpleme	ented: Read as 'o)'									
bit 2-0	DMA0IP<2:	DMA0IP<2:0>: DMA Channel 0 Data Transfer Complete Interrupt Priority bits										
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
		upt source is disa										

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		IC8IP<2:0>		—		IC7IP<2:0>							
bit 15				·			bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_		AD2IP<2:0>		—		INT1IP<2:0>							
bit 7							bit						
Legend:													
R = Readab	le bit	W = Writable I	bit	U = Unimpler	mented bit, rea	ad as '0'							
-n = Value a	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						own						
bit 15	Unimpleme	nted: Read as 'o)'										
bit 14-12	IC8IP<2:0>:	C8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits											
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)											
	•												
	•	• 001 = Interrupt is priority 1											
bit 11		upt source is disa nted: Read as 'o											
bit 10-8	IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•	•											
	•												
		001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 7		nted: Read as 'o											
bit 6-4	-	ADC2 Convers		e Interrupt Prio	rity bits								
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)									
	•												
	•												
	001 = Interr	upt is priority 1											
	000 = Interr	upt source is disa	abled										
bit 3	-	nted: Read as 'o											
bit 2-0		INT1IP<2:0>: External Interrupt 1 Priority bits											
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)									
	•												
	•												
		upt is priority 1	ablad										
	000 = mem	upt source is disa	auleu										

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T4IP<2:0>		_		OC4IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		OC3IP<2:0>		—		DMA2IP<2:0>					
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	Unimpleme	ented: Read as 'o)'								
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits								
	111 = Interr	upt is priority 7 (I	nighest priority	/ interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
	000 = Interr	000 = Interrupt source is disabled									
bit 11	Unimpleme	ented: Read as 'o)'								
bit 10-8		: Output Compa		-	ity bits						
	111 = Interr	upt is priority 7 (h	nighest priority	/ interrupt)							
	•										
	•										
		upt is priority 1	. 1. 1 1								
hit 7		upt source is disa									
bit 7	-	ented: Read as 'o		Internuet Duier	ity bite						
bit 6-4		Output Compa upt is priority 7 (I		•	ity bits						
	•		lighest phone	/ interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 3	Unimpleme	nted: Read as 'o)'								
bit 2-0	DMA2IP<2:	0>: DMA Channe	el 2 Data Tran	sfer Complete	Interrupt Pric	ority bits					
	111 = Interr	upt is priority 7 (I	nighest priority	/ interrupt)							
	•										
	•										
	001 = Interr	unt is priority 1									

9.1 CPU Clocking System

There are seven system clock options provided by the PIC24HJXXXGPX06/X08/X10:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 21.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJXXXGPX06/X08/ X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	—	_	_	—	_	_	PLLDIV<8>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
		10111		IV<7:0>	1011 0	10110				
bit 7							bit 0			
Legend:										
-	R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimpleme	ented: Read as '	0'							
bit 8-0	PLLDIV<8:0	>: PLL Feedbad	k Divisor bits	(also denoted	as 'M', PLL mu	ıltiplier)				
	000000000									
	00000001									
	00000010	= 4								
	•									
	•									
	•									
	000110000	= 50 (default)								
	•									
	•									
	•	540								
	111111111	= 513								

© 2009 Microchip Technology Inc.

REGISTER 9-4:

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ _ ____ ____ ____ _ _____ ____ bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TUN<5:0>(1) ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits⁽¹⁾ 011111 = Center frequency + 11.625% (8.23 MHz) 011110 = Center frequency + 11.25% (8.20 MHz) 000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency - 0.375% (7.345 MHz) 100001 = Center frequency - 11.625% (6.52 MHz) 100000 = Center frequency - 12% (6.49 MHz)

OSCTUN: FRC OSCILLATOR TUNING REGISTER

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 9. "Watchdog Timer and Power-Saving Modes" (DS70236), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06/X08/X10 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJXXXGPX06/X08/X10 devices can manage power consumption in four different ways:

- Clock frequency
- · Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24HJXXXGPX06/X08/X10 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSC-CON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

PIC24HJXXXGPX06/X08/X10 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.


The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled.
- · Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode



REGISTER 13-2: TyCON (T3CON, T5CON, T7CON OR T9CON) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽²⁾		—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS	<1:0> ⁽¹⁾	—	—	TCS ^(1,3)	—
bit 7							bit 0

Legend:								
R = Readab	le bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	t POR	1' = Bit is set	x = Bit is unknown					
bit 15	TON: Timery C)n bit(1)						
	1 = Starts 16-b 0 = Stops 16-b	it Timery						
bit 14	Unimplemente	ed: Read as '0'						
bit 13	TSIDL: Stop in	Idle Mode bit ⁽²⁾						
		e module operation wi nodule operation in Idl	hen device enters Idle mode e mode					
bit 12-7	Unimplemented: Read as '0'							
bit 6	TGATE: Timery	y Gated Time Accumu	Ilation Enable bit ⁽¹⁾					
		ed.	÷					
bit 5-4	TCKPS<1:0>:	Timer3 Input Clock Pr	rescale Select bits ⁽¹⁾					
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1							
bit 3-2	Unimplemente	ed: Read as '0'						
bit 1	TCS: Timery C	lock Source Select bit	(1,3)					
	1 = External clo 0 = Internal clo	ock from pin TyCK (or ck (FcY)	the rising edge)					
bit 0	Unimplemente							

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available for all timers. Refer to the "Pin Diagrams" section for the available pins.

REGISTER 19-1: CICTRL1: ECAN™ MODULE CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0
_	_	CSIDL	ABAT	—		REQOP<2:0>	
bit 15		- -					bit
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
C	PMODE<2:0	>	—	CANCAP	—	_	WIN
bit 7							bit
Legend:		r = Bit is Res	erved				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemer	nted: Read as '	0'				
bit 13	CSIDL: Stop	in Idle Mode b	oit				
				levice enters Idl	e mode		
1.1.40		module operat					
bit 12		All Pending Transmit buffers to		ission. Module v	vill clear this bi	it when all trans	missions
bit 11	Reserved: D	o not use					
bit 10-8	000 = Set No 001 = Set Di 010 = Set Lo 011 = Set Lis 100 = Set Co 101 = Resen 110 = Resen	Request Operation sable mode sopback mode sten Only Mode onfiguration mo ved – do not us ved – do not us sten All Messag	n mode e de ie ie	DITS			
bit 7-5	000 = Modul 001 = Modul 010 = Modul 011 = Modul 100 = Modul 101 = Reser 110 = Reser		Dperation mode node k mode nly mode ation mode				
bit 4		nted: Read as '					
bit 3	CANCAP: C	AN Message F put capture ba	Receive Timer	Capture Event message receive			
bit 2-1		nted: Read as '	0'				
bit 0	WIN: SFR M 1 = Use filter 0 = Use buffe		lect bit				

REGISTER 20-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_			—	CH123	NB<1:0>	CH123SB
bit 15			•				bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_		—	CH123	NA<1:0>	CH123SA
bit 7					I		bit C
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unk	nown
bit 8	11 = CH1 neg 10 = CH1 neg 0x = CH1, CH CH123SB: Cl When AD12E 1 = CH1 posit	gative input is A gative input is A H2, CH3 negativ hannel 1, 2, 3 F B = 1, CHxSB is tive input is AN3	N9, CH2 neg N6, CH2 neg ve input is VR Positive Input s: U-0, Unim 3, CH2 positiv	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re /e input is AN4, /e input is AN1,	N10, CH3 neg N7, CH3 nega ple B bit ad as '0' , CH3 positive	tive input is AN	
bit 7-3		ted: Read as 'd	•	•	, I	I	
bit 2-1	When AD12E 11 = CH1 neg 10 = CH1 neg	3 = 1, CHxNA i gative input is A	s: U-0, Unim N9, CH2 neg N6, CH2 neg	e Input Select fo plemented, Re lative input is Al lative input is Al EF-	ad as ' 0' N10, CH3 neg	ative input is A	
bit 0	CH123SA: Cl When AD12E 1 = CH1 posit	hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN	Positive Input s: U-0, Unim 3, CH2 positiv	Select for Samp plemented, Re ve input is AN4, ve input is AN1,	ad as '0' , CH3 positive		

R/W-0							
	R/W-0						
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7						•	bit 0

REGISTER 20-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH^(1,2)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 20-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15	÷	·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				

bit 15-0

-n = Value at POR

CSS<15:0>: ADC Input Scan Selection bits

'1' = Bit is set

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.

'0' = Bit is cleared

2: CSSx = ANx, where x = 0 through 15.

x = Bit is unknown




TABLE 24-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Min Typ Max		Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_
OC20	TFLT	Fault Input Pulse-Width	50	_	_	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

IADLE	24-31: SP	IX MODULE SLAVE MODE (Standard Op		-		
AC CHARACTERISTICS		(unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions
SP70	TscL	SCKx Input Low Time	30		_	ns	—
SP71	TscH	SCKx Input High Time	30	_	_	ns	_
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾		_	_	ns	See parameter D032
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	_	_	ns	See parameter D031
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			30	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	_
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	_	_	ns	—
SP51	TssH2doZ	SSx	10		50	ns	_
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_	_	ns	—
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	_


TABLE 24-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.







Revision G (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with PIC24HJXXXGPX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for PIC24HJXXXGPX08 and PIC24HJXXXGPX06 devices, respectively.
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-15).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-16).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 to reflect applicable devices (Table 3-18).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 0 to reflect applicable devices (Table 3-19).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 1 to reflect applicable devices (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = 0 or 1 (Table 3-21) and updated the title to reflect applicable device.
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect applicable device (Table 3-22).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect applicable device (Table 3-23).
	Updated Reset value for TRISA (F6FF) in the PORTA Register Map (Table 3-24).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference for Note 2 in the DMAxREQ register (Register 7-2).
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources".
Section 15.0 "Serial Peripheral Interface (SPI)"	Removed redundant information, which is now available in the related section in the <i>"PIC24H Family Reference Manual"</i> , while retaining the SPI Module Block Diagram (Figure 15-1).
Section 16.0 "Inter-Integrated Circuit™ (I ² C™)"	Removed sections 16.3 through 16.13, while retaining the I ² C Block Diagram (Figure 16-1) (redundant information, which is now available in the related section in the <i>"PIC24H Family Reference Manual"</i>).
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Removed sections 17.1 through 17.7 (redundant information, which is now available in the related section in the <i>"PIC24H Family Reference Manual"</i>).

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com