

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp306t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIC24HJXXXGPX06/X08/X10

## Pin Diagrams (Continued)



## 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 2, MPLAB ICD 3, or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB<sup>®</sup> ICD 2" (poster) DS51265
- "MPLAB<sup>®</sup> ICD 2 Design Advisory" DS51566
- "Using MPLAB<sup>®</sup> ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- *"MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide"* DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

## 2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

## FIGURE 2-3: S

#### SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



#### TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	-	_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	_	_	_	_	_	-	_	UART Receive Register						0000			
U2BRG	0238							Bauc	3 Rate Generator Prescaler 00								0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	-	SPISIDL	—	—	—	_	—	—	SPIROV	—	—	—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	•	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248	SPI1 Transmit and Receive Buffer Register 000										0000						

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL		—	—	—	—	—	SPIROV			—	-	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268	SPI2 Transmit and Receive Buffer Register 00										0000						

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### 4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

## Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

## FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION



# PIC24HJXXXGPX06/X08/X10

#### REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
—	ERASE	_			NVMOF	o<3:0>(2)	
bit 7							bit 0

1			
Legena:	SO = Settable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

WR: Write Control bit
1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
<ul><li>Program or erase operation is complete and inactive</li></ul>
WREN: Write Enable bit
<ul><li>1 = Enable Flash program/erase operations</li><li>0 = Inhibit Flash program/erase operations</li></ul>
WRERR: Write Sequence Error Flag bit
<ul> <li>1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)</li> <li>The means are accurately accuratel</li></ul>
0 = The program or erase operation completed normally
Unimplemented: Read as '0'
ERASE: Erase/Program Enable bit
<ul> <li>1 = Perform the erase operation specified by NVMOP&lt;3:0&gt; on the next WR command</li> <li>0 = Perform the program operation specified by NVMOP&lt;3:0&gt; on the next WR command</li> </ul>
Unimplemented: Read as '0'
NVMOP<3:0>: NVM Operation Select bits <sup>(2)</sup>
<pre>1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) 1110 = Reserved</pre>
1101 = Erase General Segment and FGS Configuration Register (ERASE = 1) or no operation (ERASE = 0)
1100 = Erase Secure Segment and FSS Configuration Register (ERASE = 1) or no operation (ERASE = 0)
1011-0100 = Reserved
0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1)
0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0)
0000 = Program or erase a single Configuration register byte

**Note 1:** These bits can only be reset on POR.

2: All other combinations of NVMOP<3:0> are unimplemented.

#### 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - Perform a dummy table write operation (TBLWTL) to any address within the page that needs to be erased.
  - d) Write 0x55 to NVMKEY.
  - e) Write 0xAA to NVMKEY.
  - f) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block	erase operation	
MOV #0x4042, W	10 ;	
MOV W0, NVMCON	J ;	Initialize NVMCON
; Init pointer to row to	be ERASED	
MOV #tblpage(F	PROG_ADDR), W0 ;	
MOV W0, TBLPAG	;	Initialize PM Page Boundary SFR
MOV #tbloffset	(PROG_ADDR), W0 ;	Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	;	Set base address of erase block
DISI #5	;	Block all interrupts with priority <7
	;	for next 5 instructions
MOV #0x55, W0		
MOV W0, NVMKEY	;	Write the 55 key
MOV #0xAA, W1	;	
MOV W1, NVMKEY	;	Write the AA key
BSET NVMCON, #W	IR ;	Start the erase sequence
NOP	;	Insert two NOPs after the erase
NOP	;	command is asserted

Note: A program memory page erase operation is set up by performing a dummy table write (TBLWTL) operation to any address within the page. This methodology is different from the page erase operation on dsPIC30F/33F devices in which the erase page was selected using a dedicated pair of registers (NVMADRU and NVMADR).

## PIC24HJXXXGPX06/X08/X10

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming operations		
	MOV	#0x4001, W0	;	,
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi:	nter to the first program memory	loc	cation to be written
;	program memo	ry selected, and writes enabled		
	MOV	#0x0000, W0	;	,
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	latc	ches
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	,
	MOV	#HIGH_BYTE_0, W3	;	,
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	1st_program_	word		
	MOV	#LOW_WORD_1, W2	;	·
	MOV	#HIGH_BYTE_1, W3	;	·
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	·
	MOV	#HIGH_BYTE_2, W3	;	·
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	63rd_program	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	WO, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

REGISTE	R 6-1: RCON	: RESET CO	NTROL REC	GISTER <sup>(1)</sup>			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR			_	—	—	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7		1			•	1	bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	<b>TRAPR:</b> Trap 1 = A Trap Cc 0 = A Trap Cc	Reset Flag bit onflict Reset ha onflict Reset ha	s occurred s not occurre	d			
DIT 14	1 = An illega Address 0 = An illegal	gal Opcode or I opcode dete Pointer caused I opcode or unit	Chinitialized ction, an illeg a Reset nitialized W R	vv Access Res gal address m Reset has not o	et Flag bit ode or uninitial ccurred	ized W registe	er used as an
bit 13-9	Unimplemen	ted: Read as 'o	o'				
bit 8	VREGS: Volta 1 = Voltage r 0 = Voltage r	age Regulator S egulator is activ egulator goes i	Standby Durir ve during Slee nto Standby r	ng Sleep bit ep node during Sl	eep		
bit 7	EXTR: Extern 1 = A Master 0 = A Master	nal Reset ( <mark>MCL</mark> Clear (pin) Res Clear (pin) Res	R) Pin bit set has occurr set has not oc	red curred			
bit 6	SWR: Softwa 1 = A RESET 0 = A RESET	re Reset (Instru instruction has instruction has	uction) Flag b been execute not been exe	it ed ecuted			
bit 5	<b>SWDTEN:</b> So 1 = WDT is er 0 = WDT is di	oftware Enable/ nabled isabled	Disable of WI	DT bit <sup>(2)</sup>			
bit 4	WDTO: Watcl 1 = WDT time 0 = WDT time	hdog Timer Tim e-out has occur e-out has not oo	ne-out Flag bi red ccurred	t			
bit 3	SLEEP: Wake 1 = Device ha 0 = Device ha	e-up from Slee as been in Slee as not been in S	p Flag bit p mode Sleep mode				
bit 2	<b>IDLE:</b> Wake-u 1 = Device wa 0 = Device wa	up from Idle Fla as in Idle mode as not in Idle m	ıg bit ode				
bit 1	<b>BOR:</b> Brown- 1 = A Brown- 0 = A Brown-0	out Reset Flag out Reset has c out Reset has r	bit occurred not occurred				
bit 0	<b>POR:</b> Power-0 1 = A Power-0 0 = A Power-0	on Reset Flag l on Reset has o on Reset has n	bit ccurred ot occurred				
Note 1:	All of the Reset sta cause a device Re	atus bits may b eset.	e set or cleare	ed in software.	Setting one of th	nese bits in soft	ware does not

## 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

## REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	<b>OC1IF:</b> Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	<b>IC1IF:</b> Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

### REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
	_	DMA5IF	—	_	_	—	C2IF			
bit 15				•			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF			
bit 7	bit 7 bit 0									
Lananda										
Legena:	hit	M = M/ritable	hit	II – Unimplor	montod bit road	as 'O'				
n = Value at P		'1' = Bit is set	UIL	$0^{\circ}$ – Onimplet	nenteu bit, reau	as u v = Bit is unkr				
	UK	I - DILISSEL			aleu		IOWIT			
bit 15-14	Unimplemen	ted: Read as '	)'							
bit 13	DMA5IF: DM	A Channel 5 Da	ata Transfer C	omplete Interr	upt Flag Status	bit				
	1 = Interrupt r	equest has occ	curred	- F						
	0 = Interrupt r	request has not	occurred							
bit 12-9	Unimplemen	ted: Read as '	)'							
bit 8	C2IF: ECAN2	Event Interrup	t Flag Status I	bit						
	1 = Interrupt r	request has occ	concurred							
bit 7	C2RXIE: ECA	N2 Receive D	ata Ready Inte	errunt Flag Sta	tus bit					
Sit	1 = Interrupt r	request has occ	curred	indpir lag old						
	0 = Interrupt r	equest has not	occurred							
bit 6	INT4IF: Exter	nal Interrupt 4	Flag Status bit	t						
	1 = Interrupt r	equest has occ	curred							
h:+ <b>F</b>	0 = Interrupt r	request has not	Coccurred	L L						
DIL 5	1 = Interrupt r	nai interrupt 3	Flag Status Di	L						
	0 = Interrupt r	request has not	occurred							
bit 4	T9IF: Timer9	Interrupt Flag S	Status bit							
	1 = Interrupt r	equest has occ	curred							
	0 = Interrupt r	equest has not	occurred							
bit 3	T8IF: Timer8	Interrupt Flag S	Status bit							
	<pre>1 = Interrupt r 0 = Interrupt r</pre>	request has occ	currea							
bit 2	MI2C2IF: 12C	2 Master Even	ts Interrupt Fla	ag Status bit						
	1 = Interrupt r	equest has occ	curred	0						
	0 = Interrupt r	request has not	occurred							
bit 1	SI2C2IF: 12C2	2 Slave Events	Interrupt Flag	Status bit						
	1 = Interrupt r	equest has occ	curred							
hit 0	<b>T7IF</b> · Timer7	Interrunt Flag	Status hit							
Situ	1 =  nterrupt r	request has occ	curred							
	0 = Interrupt request has not occurred									

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	—	_		—	—	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—				
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
h# 45 0		tad. Daad aa (	- <sup>1</sup>								
		teo: Read as			. 1.11						
Dit 7	C2TXIE: ECA	N2 Transmit L	ata Request I	nterrupt Enabl	e dit						
	1 = Interrupt r 0 = Interrupt r	1 = Interrupt request enabled 0 = Interrupt request not enabled									
bit 6	C1TXIE: ECA	N1 Transmit D	ata Request I	nterrupt Enabl	e bit						
	1 = Interrupt r	equest enable	d .	•							
	0 = Interrupt r	equest not ena	abled								
bit 5	DMA7IE: DM	A Channel 7 D	ata Transfer C	Complete Enab	le Status bit						
	1 = Interrupt r	equest enable	d								
		request not ena									
bit 4	DMA6IE: DM	A Channel 6 D	ata Transfer C	Complete Enab	ole Status bit						
	1 = Interrupt r	equest enable	d bled								
hit 3		ted: Read as '	∩'								
bit 2		2 Error Interru	∪ nt Enable bit								
Dit Z											
	0 = Interrupt r	request not ena	abled								
bit 1	U1EIE: UART	1 Error Interru	pt Enable bit								
	1 = Interrupt r	equest enable	d								
	0 = Interrupt r	equest not ena	abled								
bit 0	Unimplemented: Read as '0'										

### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

	D // / /	DAMA					<b>D</b> 444 0
0-0	R/W-1	R/W-U	R/W-0	0-0	R/W-1	R/W-0	R/W-0
		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD2IP<2:0>				INT1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	Unimpleme	nted: Read as 'o	)'				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (r	highest priori	ty interrupt)			
	•						
	•						
	001 = Interre	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o	)'				
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as 'o	)'				
bit 6-4	AD2IP<2:0>	ADC2 Conversion	ion Complet	e Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 <b>= Interr</b>	upt source is disa	abled				
bit 3	Unimpleme	nted: Read as 'o	)'				
bit 2-0	INT1IP<2:0>	>: External Interr	upt 1 Priority	bits			
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				

### REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

## 9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, PIC24HJXXXGPX06/X08/X10 devices have a safe-guard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

## 9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 21.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 7. "Oscillator" (DS70227) in the "PIC24H Family Reference Manual" for details.

## 9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

If an oscillator failure occurs, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

## PIC24HJXXXGPX06/X08/X10

## 10.2.2 IDLE MODE

Idle mode has these features:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

## 10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

**Note:** If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

#### REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	<ul> <li>BRGH: High Baud Rate Enable bit</li> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	<b>STSEL:</b> Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

**UxSTA: UARTx STATUS AND CONTROL REGISTER** 

REGISTER 18-2:

#### R/W-0 R/W-0 R/W-0 U-0 **R/W-0 HC** R/W-0 R-0 R-1 UTXEN<sup>(1)</sup> UTXBF UTXISEL1 UTXINV UTXISEL0 **UTXBRK** TRMT \_\_\_\_ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R-1 R-0 R-0 R/C-0 R-0 RIDLE PERR FERR URXDA URXISEL<1:0> ADDEN OERR bit 7 bit 0 Legend: HC = Hardware cleared C = Clear only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) UTXINV: Transmit Polarity Inversion bit bit 14 If IREN = 0: 1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1' If IREN = 1: 1 = IrDA<sup>®</sup> encoded UxTX Idle state is '1' 0 = IrDA<sup>®</sup> encoded UxTX Idle state is '0' bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed bit 10 UTXEN: Transmit Enable bit<sup>(1)</sup> 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port. bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 TRMT: Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters.

**Note 1:** Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

### **REGISTER 19-9:** CiCFG1: ECAN<sup>™</sup> MODULE BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	_	_	_	_
bit 15		·				-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>			BRF	P<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-8	Unimplemen	ted: Read as 'o	)'				
bit 7-6	<b>SJW&lt;1:0&gt;:</b> S	ynchronization	Jump Width I	bits			
	11 = Length i	s 4 x Tq					
	10 = Length i	s 3 x Tq					
	01 = Length	s2xlQ					
		SIXIQ					
DIT 5-0	BRP<5:0>: E	Baud Rate Pres	caler bits				
	11 1111 =	$Q = 2 \times 64 \times 1/F$	-CAN				
	•						
	•						
	•						
	00 0010 = T	$Q = 2 \times 3 \times 1/Fc$	CAN				
	00 0001 = 1	$Q = 2 \times 2 \times 1/F($					
	00 0000 = 1	Q = Z X I X I/F(	JAN				

REGISTER 19-16:	CIRXFnSID: ECAN™ MODULE ACCEPTANCE FILTER n STANDARD IDENTIFIER
	(n = 0, 1,, 15)

	· · ·						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5	<pre>SID&lt;10:0&gt;: Standard Identifier bits 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter</pre>
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	1 = Match only messages with extended identifier addresses
	0 = Match only messages with standard identifier addresses
	If MIDE = 0 then:
	Ignore EXIDE bit.
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	1 = Message address bit EIDx must be '1' to match filter
	0 = Message address bit EIDx must be '0' to match filter

## REGISTER 19-17: CIRXFnEID: ECAN™ MODULE ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

D-13.0-. Extended identifier bits

1 = Message address bit EIDx must be '1' to match filter

 $_{\rm 0}$  = Message address bit EIDx must be '0' to match filter

## REGISTER 19-26: CiTRmnCON: ECAN™ MODULE TX/RX BUFFER m CONTROL REGISTER

	(m = 0,	2,4,6; n = 1,3,	5,7)						
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	:l<1:0>		
bit 15							bit 8		
	P 0	P 0	PO						
						TYmPE			
hit 7	TABTII	TALANDIN'		IAREQIII	RIRENIII		hit (		
							bit t		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknow					own		
bit 15-8	See Definitio	on for Bits 7-0,	Controls Buff	fer n					
bit 7	TXENm: TX/	RX Buffer Sele	ction bit						
	1 = Buffer TRBn is a transmit buffer								
	0 = Buffer TRBn is a receive buffer								
bit 6	TXABTm: Message Aborted bit <sup>(1)</sup>								
	<ol> <li>Message was aborted</li> <li>Message completed transmission successfully</li> </ol>								
bit 5	TXLARBm: Message Lost Arbitration bit <sup>(1)</sup>								
	1 = Message 0 = Message	lost arbitration did not lose arl	nt beina sent						
bit 4	<b>TXERRm:</b> Frror Detected During Transmission bit <sup>(1)</sup>								
	1 = A bus error occurred while the message was being sent								
	0 = A bus error did not occur while the message was being sent								
bit 3	TXREQm: Message Send Request bit								
	Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.								
bit 2	RTRENm: Auto-Remote Transmit Enable bit								
	<ul> <li>1 = When a remote transmit is received, TXREQ will be set</li> <li>0 = When a remote transmit is received, TXREQ will be unaffected</li> </ul>								
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits								
	11 = Highest message priority								
	10 = High inte	10 = High intermediate message priority							
	01 = Low intermediate message priority								
	00 = Lowest	message priorit	Ŋ						

Note 1: This bit is cleared when TXREQ is set.

### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A