

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp310t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 CPU

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 2. "CPU" (DS70245), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJXXXGPX06/X08/X10 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJXXXGPX06/X08/X10 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJXXXGPX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJXXXGPX06/X08/X10 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 Special MCU Features

The PIC24HJXXXGPX06/X08/X10 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJXXXGPX06/X08/X10 supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

SFR Name	SFR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
	Auui																	Resets
IC1BUF	0140								Input 1 Ca	pture Regis	er							xxxx
IC1CON	0142		—	ICSIDL	_	_	_	_	_	ICTMR	ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>							0000
IC2BUF	0144								Input 2 Ca	pture Regis	er							xxxx
IC2CON	0146	-	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<1:0> ICOV IC		ICOV ICBNE			ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	pture Regis	er							xxxx
IC3CON	014A	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<1:0> ICOV ICBNE					ICM<2:0>		0000
IC4BUF	014C	Input 4 Capture Register												xxxx				
IC4CON	014E	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	pture Regis	er							xxxx
IC5CON	0152	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	pture Regis	er							xxxx
IC6CON	0156	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regis	er							xxxx
IC7CON	015A	_	_	ICSIDL	_	_	—	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C	Input 8 Capture Register										xxxx						
IC8CON	015E	_	_	ICSIDL	_	_	_	_		ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000

PIC24HJXXXGPX06/X08/X10

TABLE 4-7: INPUT CAPTURE REGISTER MAP

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	put Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 R	egister							xxxx
OC1CON	0184	_		OCSIDL	_	—	_	_	_	_	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	put Compar	e 2 Second	ary Register							xxxx
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	_	_	OCSIDL	_	—	_	_	—	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C	Output Compare 3 Secondary Register										xxxx						
OC3R	018E		Output Compare 3 Register												xxxx			
OC3CON	0190	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192	Output Compare 4 Secondary Register												xxxx				
OC4R	0194	Output Compare 4 Register										xxxx						
OC4CON	0196	—	—	OCSIDL	_	—	_	_	—		—		OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	tput Compar	e 5 Second	ary Register							xxxx
OC5R	019A								Output Co	ompare 5 Re	egister							xxxx
OC5CON	019C	_	_	OCSIDL	_	—	—	—	_	_	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	tput Compai	e 6 Second	ary Register							xxxx
OC6R	01A0								Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	_	—	_	_	—		—		OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	tput Compai	e 7 Second	ary Register							xxxx
OC7R	01A6								Output Co	ompare 7 Re	egister							xxxx
OC7CON	01A8	—	OCSIDL OCFLT OCTSEL OCM<2:0>											0000				
OC8RS	01AA							Out	put Compar	e 8 Second	ary Register							xxxx
OC8R	01AC	Output Compare 8 Register										xxxx						
OC8CON	01AE	—	—	OCSIDL	—	—	_	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-15: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
ADC1BUF0	0300								ADC Data	a Buffer 0								xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>		SSRC<2:0>	>	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0	>	—	—	CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	—		S	AMC<4:0>			ADCS<7:0>						0000		
AD1CHS123	0326	—	—	—	—	—	CH123	NB<1:0>	CH123SB	—	—	_	— — CH123NA<1:0> CH123			CH123SA	0000	
AD1CHS0	0328	CH0NB	—	—		С	H0SB<4:0	>		CH0NA	_	_	CH0SA<4:0>					0000
AD1PCFGH ⁽¹⁾	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH(1)	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	—	—	—	—	—	—	—	—	— — — — — DMABL<2:0>			0>	0000				
Reserved	0334- 033E	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

TABLE 4-16: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	a Buffer 0							xxxx	
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>	:	SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362		VCFG<2:0	>	—	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	_	_		S	AMC<4:0>			ADCS<7:0>							0000	
AD2CHS123	0366	—	_	—	—		CH123	NB<1:0>	CH123SB		_	—	—	—	CH123	NA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB		—	—	CH0SB<3:0>			CH0NA	_	—	—		CH0SA<3:0>			0000	
Reserved	036A	—	_	—	—		—		—		_	—	—	—	—	—	—	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	—	_	—	—		—		—		_	—	—	—	—	—	—	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	—	_	—	—		—		—	— — — — — DMABL<2:0>			:0>	0000				
Reserved	0374- 037E	_	—	—	_	—	_	—	—	_	_	_	—	—	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 5. *"Flash Programming"* (DS70228), which is available from the Microchip website (www.microchip.com).

The PIC24HJXXXGPX06/X08/X10 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP programming capability allows a PIC24HJXXXGPX06/X08/X10 device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx, and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or single instructions and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	—	_		—	—	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—				
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	eared	x = Bit is unkr	nown							
h# 45 0		ta du Danadara (- ¹								
		teo: Read as			. 1.11						
Dit 7	C2TXIE: ECA	N2 Transmit L	ata Request I	nterrupt Enabl	e dit						
	1 = Interrupt r 0 = Interrupt r	equest enable request not ena	u abled								
bit 6	C1TXIE: ECA	N1 Transmit D	ata Request I	nterrupt Enabl	e bit						
	1 = Interrupt r	equest enable	d .	•							
	0 = Interrupt r	equest not ena	abled								
bit 5	DMA7IE: DM	A Channel 7 D	ata Transfer C	Complete Enab	le Status bit						
	1 = Interrupt r	equest enable	d								
		request not ena									
bit 4	DMA6IE: DM	A Channel 6 D	ata Transfer C	Complete Enab	ole Status bit						
	1 = Interrupt r	equest enable	d bled								
hit 3		ted: Read as '	∩'								
bit 2		2 Error Interru	∪ nt Enable bit								
Dit Z											
	0 = Interrupt request not enabled										
bit 1	U1EIE: UART	1 Error Interru	pt Enable bit								
	1 = Interrupt r	equest enable	d								
	0 = Interrupt r	equest not ena	abled								
bit 0	Unimplemented: Read as '0'										

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—		C2TXIP<2:0>		—		C1TXIP<2:0>							
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
		DMA7IP<2:0>				DMA6IP<2:0>							
bit 7							bit 0						
Logondu							-						
R = Readable	hit	W = Writable ł	nit	II = I Inimplei	mented hit re	ad as 'O'							
-n = Value at		'1' = Bit is set		0' = Bit is cle	ared	x = Bit is unkno	าพก						
							/////						
bit 15	Unimpleme	ented: Read as 'o)'										
bit 14-12	C2TXIP<2:(0>: ECAN2 Trans	mit Data Ree	quest Interrupt	Priority bits								
	111 = Interr	rupt is priority 7 (h	nighest priorit	ty interrupt)	,								
	•												
	•												
	001 = Interr	rupt is priority 1											
	000 = Interrupt source is disabled												
bit 11	Unimplemented: Read as '0'												
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits												
	111 = Interr	rupt is priority 7 (h	nighest priorit	ty interrupt)									
	•												
	•												
	001 = Interr	upt is priority 1											
	000 = Interr	upt source is disa	abled										
bit 7	Unimpleme	ented: Read as 'o)'										
bit 6-4	DMA7IP<2:	0>: DMA Channe	el 7 Data Tra	nsfer Complete	e Interrupt Pric	ority bits							
	111 = Interr	upt is priority 7 (r	lignest priori	ty interrupt)									
	•												
	•												
	001 = Interr	upt is priority 1	blod										
hit 3		upt source is use	,										
bit 2.0) N 6 Data Tra	nsfor Complete	Intorrupt Dric	vritv bito							
DIL 2-0	111 = Interr	unt is priority 7 (h	nighest priorit	inster Complete	e interrupt Frit	inty bits							
	•	upt is phonty 7 (i	iignest priori	ly interrupt)									
	•												
	• 001 - Interr	unt is priority 4											
	000 = Interr	upt is priority 1	abled										

REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAE)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bi	t	U = Unimplem	ented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

REGISTER 20-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 high port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.

REGISTER 20-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: On devices with 2 analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.

bit 0

21.2 On-Chip Voltage Regulator

All of the PIC24HJXXXGPX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJXXXGPX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 21-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 24-13 of **Section 24.1 "DC Characteristics"**.

Note:	It is important for the low-ESR capacitor to								
	be	placed	as	close	as	possible	to	the	
	VCAP/VDDCORE pin.								

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 21-1: ON-CHIP VOLTAGE REGULATOR⁽¹⁾ CONNECTIONS



21.3 BOR: Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

23.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

23.12 PICkit 2 Development Programmer

The PICkit 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

23.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

24.1 DC Characteristics

Charactoristic	VDD Range	Temp Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	PIC24HJXXXGPX06/X08/X10		
	3.0-3.6V	-40°C to +85°C	40		

TABLE 24-1: OPERATING MIPS VS. VOLTAGE

TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	—	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHA	C CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						3.0V to 3.6V TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V	
DI15		MCLR	Vss	_	0.2 Vdd	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 Vdd	V	
DI18		I/O Pins with I ² C	Vss	_	0.3 Vdd	V	SMbus disabled
DI19		I/O Pins with I ² C	Vss	_	0.2 Vdd	V	SMbus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.8 VDD 0.8 VDD		Vdd 5.5	V V	
		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	2 2		Vdd 5.5	V V	VDD = 3.3V VDD = 3.3V
DI26		I/O Pins with OSC1 or SOSCI	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I ² C	0.7 Vdd	_	5.5	V	SMbus disabled
DI29		I/O Pins with I ² C	0.8 Vdd	_	5.5	V	SMbus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins	-	_	±2	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	-	_	±2	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Shared with external reference pins
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	-	_	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	-	_	±8	μA	Analog pins shared with external reference pins
DI55		MCLR	_	_	±2	μA	$Vss \leq Vpin \leq Vdd$
DI56		OSC1	-	_	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes

TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for a list of 5V tolerant pins.

PIC24HJXXXGPX06/X08/X10





TABLE 24-20: I/O TIMING REQUIREMENTS								
AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions	
DO31	TioR	Port Output Rise Tim	е		10	25	ns	—
DO32	TIOF	Port Output Fall Time	9	—	10	25	ns	—
DI35	TINP	INTx Pin High or Low Time (output)		20			ns	—
DI40	Trbp	CNx High or Low Tim	ne (input)	2	_	_	TCY	_

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

PIC24HJXXXGPX06/X08/X10



FIGURE 24-18: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS

25.0 PACKAGING INFORMATION

25.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (12x12x1 mm)



100-Lead TQFP (14x14x1mm)







100-Lead TQFP (14x14x1mm)



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

APPENDIX A: REVISION HISTORY

Revision A (February 2006)

Initial release of this document

Revision B (March 2006)

- Updated the Configuration Bits Description table (Table 20-1)
- Updated registers and register maps
- Updated Section 15.0 "Serial Peripheral Interface (SPI)"
- Updated Section 23.0 "Electrical Characteristics"
- Updated pinout diagrams
- Additional minor corrections throughout document text

Revision C (May 2006)

- Updated Section 23.0 "Electrical Characteristics"
- Updated the Configuration Bits Description table (Table 20-1)
- Additional minor corrections throughout document text

Revision D (July 2006)

- Added FBS and FSS Device Configuration registers (see Table 20-1) and corresponding bit field descriptions (see Table 20-2). These added registers replaced the former RESERVED1 and RESERVED2 registers.
- Added INTTREG Interrupt Control and Status register. (See Section 6.3 "Interrupt Control and Status Registers". See also Register 6-33.)
- Added Core Registers BSRAM and SSRAM (see Section 3.2.7 "Data Ram Protection Feature")
- Clarified Fail-Safe Clock Monitor operation (see Section 8.3 "Fail-Safe Clock Monitor (FSCM)")
- Updated COSC<2:0> and NOSC<2:0> bit configurations in OSCCON register (see Register 8-1)
- Updated CLKDIV register bit configurations (see Register 8-2)
- Added Word Write Cycle Time parameter (Tww) to Program Flash Memory (see Table 23-12)
- Noted exceptions to Absolute Maximum Ratings on I/O pin output current (see Section 23.0 "Electrical Characteristics")
- Added ADC2 Event Trigger for Timer4/5 (Section 12.0 "Timer2/3, Timer4/5, Timer6/7 and Timer8/9")
- Corrected mislabeled I2COV bit in I2CxSTAT register (see Register 16-2)
- Removed AD26a, AD27a, AD28a, AD26b, AD27b and AD28b from Table 23-34 (ADC Module)
- Revised Table 23-36 (AD63)

Revision F (June 2007)

- Changed document name from PIC24H Family Data Sheet to PIC24HJXXXGPX06/X08/X10 Data Sheet, which resulted in revision change from E to F prior to publication.
- Updated Section 23.0 "Electrical Characteristics"
- Additional minor corrections throughout document text

CiBLIEPNT1 (ECAN Filter 0-3 Buffer Pointer) 188
CiBLIEPNT2 (ECAN Filter 4-7 Buffer Pointer) 189
CiBUEPNT3 (ECAN Filter 8-11 Buffer Pointer) 189
CiBLIEPNT4 (ECAN Filter 12-15 Buffer Pointer) 190
CiCEG1 (ECAN Baud Bate Configuration 1) 186
CiCEG2 (ECAN Baud Rate Configuration 2) 187
CiCTPL 1 (ECAN Control 1)
CiCTPL 2 (ECAN Control 2)
CIEC (ECAN Control 2)
CIECTEL (ECAN FIED Control)
CIFCTRE (ECAN FIFO CONTION)
CIFENT (ECAN Acceptance Filler Enable)
CIFIFU (ECAN FIFU Status)
CIFWISKSELT (ECAN FILLEI 7-0 Mask Selection) 192,
193 CINTE (ECAN Interrunt Enchle)
CINTE (ECAN Interrupt Enable)
CINTF (ECAN Interrupt Flag)
CIRXFIEID (ECAN Acceptance Filter n Extended Identi-
fier)
CIRXENSID (ECAN Acceptance Filter n Standard Identi-
fier)
CiRXFUL1 (ECAN Receive Buffer Full 1) 195
CiRXFUL2 (ECAN Receive Buffer Full 2) 195
CIRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier)194
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)194
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 196
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 196
CiTRBnDLC (ECAN Buffer n Data Length Control) 199
CiTRBnEID (ECAN Buffer n Extended Identifier) 198
CiTRBnSID (ECAN Buffer n Standard Identifier) 198
CITPERSTAT (ECAN Paceivo Buffor a Status) 200
CITABISTAT (LCAN Receive Buller II Status)
CiTRmnCON (ECAN TX/RX Buffer m Control) 197
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code)
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code)
CiTRmnCON (ECAN TX/RX Buffer m Control)
CiTRMCON (ECAN TX/RX Buffer m Control)
CiTRDISTAT (ECAN Receive built in Status) 200 CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119
CiTRmnCON (ECAN TX/RX Buffer m Control)
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 116 DMAXCON (DMA Channel x Control) 113
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAxCNT (DMA Channel x Transfer Count) 113 DMAxCAD (DMA Channel x Peripheral Address) 116
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAxCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Peripheral Address) 116 DMAxREQ (DMA Channel x IRQ Select) 114
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXPAD (DMA Channel x Control) 113 DMAXREQ (DMA Channel x IRQ Select) 114 DMAXSTA (DMA Channel x RAM Start Address A) 115
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXPAD (DMA Channel x Control) 113 DMAXREQ (DMA Channel x RAM Start Address A) 114 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Repipheral Address) 114 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxMSK (I2Cx Slave Mode Address Mask) 167
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CXMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICXCON (Input Capture x Control) 150
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC1 (Interrupt Enable Control 0) 83
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Controller Status 1) 111 DMAXCON (DMA Channel x Transfer Count) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Ram Start Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 150 IEC0 (Interrupt Enable Control) 150 IEC2 (Interrupt Enable Control 0) 83 IEC2 (Interrupt Enable Control 1) 85
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 116 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTA (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxXON (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 2) 87
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 116 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Peripheral Address) 116 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTA (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CXCON (I2Cx Control) 163 I2CxXON (I2Cx Slave Mode Address Mask) 167 I2CxXON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 2) 87 IEC2 (Interrupt Enable Control 2) 87 IEC3 (Interrupt Enable Control 3) 89
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Control) 113 DMAXCAT (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMASTB (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 1120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 2) 87 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Enable Control 4) 90 IES0 (Interrupt Ena
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Control) 113 DMAXCAT (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMASTB (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMACNT (DMA Channel x Transfer Count) 116 DMAxCNT (DMA Channel x Control) 113 DMAXCNT (DMA Channel x Control) 113 DMAXCON (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMASTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Enable Control 4) 90 IFS0 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 1) 77
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAxCON (DMA Channel x Control) 113 DMAXCON (DMA Channel x Peripheral Address) 116 DMAXREQ (DMA Channel x RAM Start Address A) 115 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 1120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 2) 87 IEC3 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 2) 79 IES2 (Interrupt Flag Status 2) 79
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAxCON (DMA Channel x Control) 113 DMAXCON (DMA Channel x Control) 113 DMAXPAD (DMA Channel x Control) 114 DMAXSTA (DMA Channel x RAM Start Address) 115 DMAXSTB (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 2) 87 IEC3 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 2)
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAXCNT (DMA Channel x Transfer Count) 113 DMAxCON (DMA Channel x Control) 113 DMAXCNT (DMA Channel x Peripheral Address) 116 DMAXCON (DMA Channel x Peripheral Address) 116 DMAXCON (DMA Channel x RAM Start Address A) 115 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxNSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 2) 87 IEC3 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 1) 77 IFS2 (Interr
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAxCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Control) 113 DMAxCNT (DMA Channel x Peripheral Address) 116 DMAxREQ (DMA Channel x RAM Start Address A) 115 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxXON (IPUt Capture x Control) 163 I2CxON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 1) 77 IFS2 (Interrupt Flag Status 2) 79 IFS3 (Interrupt Flag Status 3) 81 IFS4 (Interrupt Flag Sta
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAxCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Control) 113 DMAxCNT (DMA Channel x Control) 114 DMAxREQ (DMA Channel x RAM Start Address) 115 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxXON (IPUt Capture x Control) 163 I2CxON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 1) 77 IFS2 (Interrupt Flag Status 3) 81 IFS4 (Interrupt Flag Status 4) 82 INTCON1 (Interrupt Control 1)
CiTRmnCON (ECAN TX/RX Buffer m Control) 197 CiVEC (ECAN Interrupt Code) 180 CLKDIV (Clock Divisor) 126 CORCON (Core Control) 23, 72 DMACS0 (DMA Controller Status 0) 117 DMACS1 (DMA Controller Status 1) 119 DMAxCNT (DMA Channel x Transfer Count) 116 DMAxCON (DMA Channel x Control) 113 DMAxCNT (DMA Channel x Control) 114 DMAxREQ (DMA Channel x RAM Start Address) 115 DMAXSTA (DMA Channel x RAM Start Address A) 115 DMAXSTB (DMA Channel x RAM Start Address B) 115 DSADR (Most Recent DMA RAM Address) 120 I2CxCON (I2Cx Control) 163 I2CxMSK (I2Cx Slave Mode Address Mask) 167 I2CxSTAT (I2Cx Status) 165 ICxCON (Input Capture x Control) 150 IEC0 (Interrupt Enable Control 0) 83 IEC1 (Interrupt Enable Control 1) 85 IEC2 (Interrupt Enable Control 3) 89 IEC4 (Interrupt Flag Status 0) 75 IFS1 (Interrupt Flag Status 1) 77 IFS2 (Interrupt Flag Status 3) 81 IFS4 (Interrupt Flag Status 4)
CiTRmnCON (ECAN TX/RX Buffer m Control)197CiVEC (ECAN Interrupt Code)180CLKDIV (Clock Divisor)126CORCON (Core Control)23, 72DMACS0 (DMA Controller Status 0)117DMACS1 (DMA Controller Status 1)119DMAxCNT (DMA Channel x Transfer Count)116DMAxCON (DMA Channel x Control)113DMAxCAT (DMA Channel x Control)114DMAxCAT (DMA Channel x RAM Start Address)115DMAxTEQ (DMA Channel x RAM Start Address A)115DMAXSTB (DMA Channel x RAM Start Address B)115DSADR (Most Recent DMA RAM Address)120I2CxCON (I2Cx Control)163I2CxMSK (I2Cx Slave Mode Address Mask)167I2CxSTAT (I2Cx Status)165ICxCON (Input Capture x Control)150IEC0 (Interrupt Enable Control 0)83IEC1 (Interrupt Enable Control 2)87IEC3 (Interrupt Enable Control 4)90IFS0 (Interrupt Flag Status 0)75IFS1 (Interrupt Flag Status 1)77IFS2 (Interrupt Flag Status 2)79IFS3 (Interrupt Flag Status 3)81IFS4 (Interrupt Flag Status 4)82INTCON2 (Interrupt Control 1)73INTCON2 (Interrupt Priority Control 0)91IPC1 (Interrupt Priority Control 0)91IPC1 (Interrupt Priority Control 1)92IPC1 (Interrupt Priority Control 0)91IPC1 (Interrupt Priority Control 0)91IPC1 (Interrupt Priority Control 1)92IPC1 (Interrupt Priority Control 1) <t< td=""></t<>

IPC11 (Interrupt Priority Control 11)	102
IPC12 (Interrupt Priority Control 12)	103
IPC13 (Interrupt Priority Control 13)	104
IPC14 (Interrupt Priority Control 14)	105
IPC15 (Interrupt Priority Control 15)	106
IPC16 (Interrupt Priority Control 16) 107,	109
IPC17 (Interrupt Priority Control 17)	108
IPC2 (Interrupt Priority Control 2)	93
IPC3 (Interrupt Priority Control 3)	94
IPC4 (Interrupt Priority Control 4)	95
IPC5 (Interrupt Priority Control 5)	96
IPC6 (Interrupt Priority Control 6)	97
IPC7 (Interrupt Priority Control 7)	98
IPC8 (Interrupt Priority Control 8)	99
IPC9 (Interrupt Priority Control 9)	100
NVMCON (Flash Memory Control)	59
OCxCON (Output Compare x Control)	153
OSCCON (Oscillator Control)	124
OSCTUN (FRC Oscillator Tuning)	128
PLLFBD (PLL Feedback Divisor)	127
PMD1 (Peripheral Module Disable Control Register	1)
133	
PMD2 (Peripheral Module Disable Control Register	2)
135	
PMD3 (Peripheral Module Disable Control Register	3)
137	
RCON (Reset Control)	64
SPIxCON1 (SPIx Control 1)	157
SPIxCON2 (SPIx Control 2)	159
SPIxSTAT (SPIx Status and Control)	156
SR (CPU Status) 22	2, 72
T1CON (Timer1 Control)	142
TxCON (T2CON, T4CON, T6CON or T8CON Control	ol)
146	
TyCON (T3CON, T5CON, T7CON or T9CON Control	ol)
147	
UxMODE (UARTx Mode)	170
UxSTA (UARTx Status and Control)	172
Reset	
Clock Source Selection	65
Special Function Register Reset States	66
Times	65
Reset Sequence	67
Resets	63
S	
Serial Peripheral Interface (SPI)	155
Software Simulator (MPLAB SIM)	230
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	50

0.122 0.0000 0.000	
Special Features	213
SPI Module	
SPI1 Register Map	
SPI2 Register Map	
Symbols Used in Opcode Descriptions	222
System Control	
Register Map	

Т

Temperature and Voltage Specifications	
AC	242
Timer1	141
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	143
Timing Characteristics	
CLKO and I/O	245
Timing Diagrams	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com