

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b, 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj256gp210t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

SCK1 I/O ST Synchronous serial clock input/output for SPI1. SDI1 I ST SPI1 data in. SDO1 O — SPI1 data out. SS1 I/O ST SPI1 data out. SD2 O — SPI2 data in. SD02 O — SPI2 data out. SD2 I ST SPI2 data out. SD2 O — SPI2 data out. SS2 I/O ST SPI2 data out. SD1 I/O ST Synchronous serial clock input/output for I2C1. SD2 O — Synchronous serial clock input/output for I2C2. SD1 I/O ST Synchronous serial clock input/output for I2C2. SD2 I/O ST Synchronous serial clock input/output for I2C2. SOSCI I ST/CMOS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO O — 32.768 kHz low-power oscillator crystal output. TCK I ST JTAG test clock input. TDD O — JTAG test clock input. <	Pin Name	Pin Type	Buffer Type	Description
SDI1 I ST SPI1 data in. SDO1 0 SPI1 data out. SS1 I/O ST Synchronous serial clock input/output for SPI2. SDD2 0 SPI2 data out. SD02 0 SPI2 data out. SQD2 0 SPI2 data out. SQD3 0 SPI2 data out. SQD4 I/O ST Synchronous serial clock input/output for I2C1. SQL1 I/O ST Synchronous serial clock input/output for I2C2. SQD4 I/O ST Synchronous serial clock input/output for I2C2. SQC4 I/O ST Synchronous serial clock input/output for I2C2. SQSC0 0 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SQSC0 0 32.768 kHz low-power oscillator crystal output. TK 1 ST JTAG test clock input. TCK 1 ST JTAG test clock input. TDD 1 ST Timer1 externa	SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
$\overline{\text{SDOT}}$ O SPI1 data out.SS1I/OSTSPI1 slave synchronization or frame pulse I/O.SCK2I/OSTSynchronous serial clock input/output for SPI2.SD12ISTSPI2 data out.SS2I/OSTSynchronous serial clock input/output for I2C1.SCL1I/OSTSynchronous serial clock input/output for I2C1.SCL2I/OSTSynchronous serial clock input/output for I2C2.SDA2I/OSTSynchronous serial clock input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO	SDI1	I	ST	SPI1 data in.
SS1 I/O ST SPI1 slave synchronization or frame pulse I/O. SCK2 I/O ST Synchronous serial clock input/output for SPI2. SD02 0 - SPI2 data out. SD02 0 - SPI2 data out. SD2 VO ST SPI2 slave synchronization or frame pulse I/O. SCL1 I/O ST Synchronous serial clock input/output for I2C1. SDA1 I/O ST Synchronous serial clock input/output for I2C2. SDA2 I/O ST Synchronous serial clock input/output for I2C2. SOSCI I STr/GKMCS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO 0 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO 0 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO 0 32.768 kHz low-power oscillator crystal output. TKK 1 ST JTAG test data output pin. TDI 1 ST JTAG test data output pin. TDC 0 - JTAG test data output pin. T1CK 1 ST Timer1 external clock input. T3CK 1 ST Timer3 external clock input. T4CK	SDO1	0	_	SPI1 data out.
SCR2 I/O ST Synchronous serial clock input/output for SPI2. SDI2 I ST SPI2 data in. SDO2 O	SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SDI2 I ST SPI2 data in. SDO2 O SPI2 data out. SS2 I/O ST SPI2 data out. SCL1 I/O ST Synchronous serial clock input/output for I2C1. SDA1 I/O ST Synchronous serial clock input/output for I2C2. SDA2 I/O ST Synchronous serial clock input/output for I2C2. SOSC0 O - 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSC0 O - 32.768 kHz low-power oscillator crystal output. TMS I ST JTAG test mode select pin. TCK I ST JTAG test mode select pin. TDN I ST JTAG test data output pin. TDC O - JTAG test data output pin. T2CK I ST Timer1 external clock input. T4CK I ST Timer3 external clock input. T4CK I ST Timer6 external clock input. T6CK I ST Timer6 exte	SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SD02O	SDI2	I	ST	SPI2 data in.
SS2 I/O ST SPI2 slave synchronization or frame pulse I/O. SCL1 I/O ST Synchronous serial data input/output for I2C1. SDA1 I/O ST Synchronous serial data input/output for I2C1. SCL2 I/O ST Synchronous serial data input/output for I2C2. SDA2 I/O ST Synchronous serial data input/output for I2C2. SOSCI I ST/CMOS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO O - 32.768 kHz low-power oscillator crystal output. TMS I ST JTAG test clock input pin. TDI I ST JTAG test data input pin. TDO O - JTAG test data output pin. TICK I ST Timer1 external clock input. T2CK I ST Timer2 external clock input. T3CK I ST Timer2 external clock input. T4CK I ST Timer3 external clock input. T5CK I ST Timer6 external clock input. T6CK I ST Timer6 external clock input. T6CK I ST Timer6 external clock input. T8CK I ST Timer6 external clock input. <td>SDO2</td> <td>0</td> <td></td> <td>SPI2 data out.</td>	SDO2	0		SPI2 data out.
SCL1 I/O ST Synchronous serial clock input/output for I2C1. SDA1 I/O ST Synchronous serial clock input/output for I2C1. SCL2 I/O ST Synchronous serial clock input/output for I2C2. SDA2 I/O ST Synchronous serial clock input/output for I2C2. SOSC0 O - 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSC0 O - 32.768 kHz low-power oscillator crystal output. TMS I ST JTAG test dock input pin. TDI I ST JTAG test data input pin. TDO O - JTAG test data output pin. TICK I ST Timer1 external clock input. TXCK I ST Timer2 external clock input. TXCK I ST Timer3 external clock input. TXCK I ST Timer3 external clock input. TGCK I ST Timer6 external clock input.	SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SDA1I/OSTSynchronous serial data input/output for I2C1.SCL2I/OSTSynchronous serial data input/output for I2C2.SDA2I/OSTSynchronous serial data input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO32.768 kHz low-power oscillator crystal output.TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test data output pin.TDOOJTAG test data output pin.TCKISTTimer1 external clock input.T3CKISTTimer2 external clock input.T3CKISTTimer4 external clock input.T4CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.T1RSO-UART1 clear to send.U1RTSO-UART1 reacive.U1RTSO-UART2 clear to send.U2RTSO-UART2 reacive.U2RTSO-UART2 reacive.U2RTSO-CPU logic filter capacitor connection.VobP-Positive supply for	SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SCL2 I/O ST Synchronous serial clock input/output for I2C2. SDA2 I/O ST Synchronous serial data input/output for I2C2. SOSCI I ST/CMOS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO O - 32.768 kHz low-power oscillator crystal output. TMS I ST JTAG Test mode select pin. TCK I ST JTAG test data input pin. TDI I ST Timer1 external clock input. T2CK I ST Timer1 external clock input. T2CK I ST Timer2 external clock input. T3CK I ST Timer3 external clock input. T4CK I ST Timer4 external clock input. T5CK I ST Timer5 external clock input. T6CK I ST Timer6 external clock input. T6CK I ST Timer6 external clock input. T8CK I ST Timer6 external clock input. T9CK I ST Timer6 external clock input. T0CTS I ST UART1 ready to send. U1RTS O - UART1 ready to send. U1RX I ST	SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
SDA2I/OSTSynchronous serial data input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO32.768 kHz low-power oscillator crystal output.TMSISTJTAG test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test data output pin.TDOOJTAG test data output pin.TCKISTTimer1 external clock input.TCKISTTimer2 external clock input.TCKISTTimer2 external clock input.T3CKISTTimer6 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer6 external clock input.T9CKISTUART1 clear to send.U1RTSOUART1 receive.U1RXISTUART1 receive.U2RTSOUART2 clear to send.U2RTSOUART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXOCPU logic filter capacitor connection.VssPGroun	SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.
SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO-32.768 kHz low-power oscillator crystal output.TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test clock input pin.TDOO-JTAG test data input pin.TCKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T4CKISTTimer6 external clock input.T4CKISTTimer6 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer6 external clock input.T1CTSISTUART1 ready to send.U1RTSO-UART1 receive.U1RXISTUART2 clear to send.U2RTSO-UART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXO-CPU logic filter capacitor connection.VssP-CPU logic filter capacitor connection.VssP-Ground r	SDA2	I/O	ST	Synchronous serial data input/output for I2C2.
SOSCOO—32.768 kHz low-power oscillator crystal output.TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test data output pin.TDOO—JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T3CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RXISTUART1 receive.U1TXO—UART1 receive.U2CTSISTUART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—Ground reference for logic and I/O pins.VREF-IAnalogAnalog voltage reference (low) input.	SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test clock input pin.TDOOJTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSOUART1 ready to send.U1RXISTUART2 ready to send.U2CTSISTUART2 ready to send.U2RTSOUART2 ready to send.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTCPU logic filter capacitor connection.VcAP/VDDCOREPCPU lo	SOSCO	0	—	32.768 kHz low-power oscillator crystal output.
TCKISTJTAG test clock input pin.TDIISTJTAG test data input pin.TDOO-JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T6KKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTUART1 clear to send.U1RTSO-UART1 receive.U1TXO-UART2 clear to send.U2CTSISTUART2 clear to send.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTCPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.	TMS	I	ST	JTAG Test mode select pin.
TDIISTJTAG test data input pin.TDOOJTAG test data output pin.TDOISTTimer1 external clock input.T1CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer7 external clock input.T8CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSOUART1 receive.U1RXISTUART1 receive.U2CTSISTUART2 clear to send.U2RTSOUART2 ready to send.U2RTSOUART2 ready to send.U2RTSOUART2 ready to send.U2RTSOUART2 receive.U2RXISTUART2 receive.U2RXOCPU logic filter capacitor connection.VbDPPositive supply for peripheral logic and I/O pins.VcaP/VbDcorePGround reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.VREF-IAnalogAnalog voltage referenc	тск	I	ST	JTAG test clock input pin.
TDOO—JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UITTSO—UART1 clear to send.U1RTSO—UART1 receive.U1TXO—UART1 receive.U2RTSISTUART2 clear to send.U2RTSO—UART2 receive.U2TXO—UART2 receive.U2TXO—CPU logic filter capacitor connection.VDDP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.	TDI	I	ST	JTAG test data input pin.
T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO-UART1 receive.U1TXO-UART1 receive.U2CTSISTUART2 clear to send.U2RTSO-UART1 receive.U2RTSO-UART2 receive.U2RXISTUART2 receive.U2TXO-UART2 receive.VDDP-Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.	TDO	0	—	JTAG test data output pin.
T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO—UART1 receive.U1TXO—UART1 receive.U2CTSISTUART2 clear to send.U2RTSO—UART2 receive.U2RXISTUART2 receive.U2TXO—UART2 receive.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalog voltage reference (low) input.	T1CK	I	ST	Timer1 external clock input.
T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.UITTSO—UART1 receive.U1TXO—UART1 receive.U2CTSISTUART2 clear to send.U2RTSO—UART2 ready to send.U2RTSO—UART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 receive.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.	T2CK	I	ST	Timer2 external clock input.
T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO—UART1 ready to send.U1TXO—UART1 receive.U1TXO—UART2 clear to send.U2RTSISTUART2 clear to send.U2RTSO—UART2 ready to send.U2RTSO—UART2 ready to send.U2RXISTUART2 ready to send.VDDP—Positive supply for peripheral logic and I/O pins.VcAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.VREF-IAnalogAnalog voltage reference (low) input.<	T3CK	I	ST	Timer3 external clock input.
T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.UICTSISTTimer9 external clock input.UIRTSO—UART1 clear to send.U1RXISTUART1 receive.U1TXO—UART1 receive.U2CTSISTUART2 clear to send.U2RTSO—UART2 receive.U2RXISTUART2 receive.U2TXO—UART2 receive.U2TXO—UART2 receive.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.VREF-IAnalogAnalog voltage reference (low) input.	T4CK	I	ST	Timer4 external clock input.
T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART1 transmit.U2RXISTUART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.VDDP-Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	T5CK	I	ST	Timer5 external clock input.
T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.UIRTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (low) input.	T6CK	I	ST	Timer6 external clock input.
T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	T7CK	I	ST	Timer7 external clock input.
T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO—UART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RXISTUART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	T8CK	I	ST	Timer8 external clock input.
U1CTS U1RTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	T9CK	I	ST	Timer9 external clock input.
U1RTSO—UART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO—UART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	U1CTS	I	ST	UART1 clear to send.
U1RXISTUART1 receive.U1TXOUART1 transmit.U2CTSISTUART2 clear to send.U2RTSOUART2 ready to send.U2RXISTUART2 receive.U2TXOUART2 transmit.VDDPPositive supply for peripheral logic and I/O pins.VCAP/VDDCOREPCPU logic filter capacitor connection.VssPGround reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	U1RTS	0	—	UART1 ready to send.
U1TX U2CTS U2RTSO I—UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send. U2RX U2TXO I—UART2 ready to send. UART2 receive. UART2 transmit.VDDP—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	U1RX	I	ST	UART1 receive.
U2CTS U2RTSISTUART2 clear to send. UART2 ready to send. UART2 receive. UART2 receive. UART2 transmit.VDDP—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VCAP/VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.VREF-IAnalogAnalog voltage reference (low) input.	U1TX	0		UART1 transmit.
U2RTS O — UART2 ready to send. U2RX I ST UART2 receive. U2TX O — UART2 transmit. VDD P — Positive supply for peripheral logic and I/O pins. VCAP/VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	U2CTS		ST	UART2 clear to send.
U2RX I ST UART2 receive. U2TX O — UART2 transmit. VDD P — Positive supply for peripheral logic and I/O pins. VCAP/VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	U2RTS	0		UART2 ready to send.
U2TX O — UART2 transmit. VDD P — Positive supply for peripheral logic and I/O pins. VCAP/VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	U2RX		ST	UART2 receive.
VDD P — Positive supply for peripheral logic and I/O pins. VCAP/VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	U2TX	0	—	UART2 transmit.
VCAP/VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	Vdd	Р	—	Positive supply for peripheral logic and I/O pins.
Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	VCAP/VDDCORE	Р	—	CPU logic filter capacitor connection.
VREF+ I Analog Analog voltage reference (high) input. VREF- I Analog Analog voltage reference (low) input.	Vss	Р	_	Ground reference for logic and I/O pins.
VREF- I Analog Analog voltage reference (low) input.	VREF+	I	Analog	Analog voltage reference (high) input.
	VREF-	I	Analog	Analog voltage reference (low) input.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

SR: CPU STATUS REGISTER **REGISTER 3-1:** U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 DC bit 15 bit 8 R/W-0⁽¹⁾ R/W-0⁽²⁾ R/W-0⁽²⁾ R-0 R/W-0 R/W-0 R/W-0 R/W-0 IPL<2:0>(2) RA Ν OV Ζ С bit 7 bit 0 Leaend: C = Clear only bit U = Unimplemented bit, read as '0' R = Readable bit S = Set only bit W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 8 DC: MCU ALU Half Carry/Borrow bit 1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾ bit 7-5 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 **RA:** REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred Z: MCU ALU Zero bit bit 1 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

2: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

TABLE 4-17: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
																		Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	_		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA0REQ	0382	FORCE		—	—	—	—		_	—				RQSEL<6:0	>			0000
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								P	AD<15:0>								0000
DMA0CNT	038A	—		—		—	—					CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		—	—			AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	_	—	—	—	—		—	—			I	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								Р	AD<15:0>								0000
DMA1CNT	0396	—	—	—		—	— CNT<9:0>					0000						
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	ORCE IRQSEL<6:0> 0000															
DMA2STA	039C	STA<15:0> 0000																
DMA2STB	039E	STB<15:0> 0000							0000									
DMA2PAD	03A0								Р	AD<15:0>								0000
DMA2CNT	03A2	_	_	_	_	_	_					CN	۲<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	_		_	_	_	_					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_		•	I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	_	—	—	—	_	—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	—	_	—	—	_	_	_	_		•	I	RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-35 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Type	Access	Program Space Address							
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>			
Instruction Access	User	0		PC<22:1>		0			
(Code Execution)			0xxx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT (Byte/Word Read/Write)	User	TB	LPAG<7:0>		Data EA<15:0>				
		0	xxx xxxx	XXXX XX	xx xxxx xxxx				
	Configuration	TB	LPAG<7:0>		Data EA<15:0>				
		1	xxx xxxx	XXXX X	XXXX XXXX XXXX XXXX				
Program Space Visibility (Block Remap/Read)	User	0 PSVPAG<7		7:0> Data EA<14:0> ⁽¹⁾					
		0	xxxx xxxx	2	xxx xxxx xxxx	xxxx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_		_	—	—	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	—		
bit 7							bit 0		
Lananda									
Legena:	, bit		hit	II – I Inimplor	nontod bit road	ac '0'			
n - Value at		'1' = Rit is sof	DIL	$0^{\circ} - \text{Diffitiple}$	arod	v – Pitic unkn	0000		
-n = value at POK $n = Bit is set$ $0 = Bit is cleared$ $X = Bit is unknown$									
bit 15-8	Unimplemen	ted: Read as '	0'						
bit 7	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit								
	1 = Interrupt request has occurred								
	0 = Interrupt r	equest has no	t occurred						
bit 6	C1TXIF: ECA	N1 Transmit D	ata Request I	nterrupt Flag S	Status bit				
	1 = Interrupt r	equest has oc	curred						
	0 = Interrupt r	request has no	toccurred						
bit 5	DMA7IF: DM	A Channel 7 D	ata Transfer C	Complete Interr	upt Flag Status	bit			
	1 = Interrupt r	equest has oc equest has no	curred t occurred						
bit 4	DMA6IF: DM	A Channel 6 D	ata Transfer (Complete Interr	upt Flag Status	bit			
	1 = Interrupt r	request has oc	curred		apt ing clatte				
	0 = Interrupt r	equest has no	t occurred						
bit 3	Unimplemen	ted: Read as '	0'						
bit 2	U2EIF: UART	2 Error Interru	pt Flag Status	bit					
	1 = Interrupt request has occurred								
	0 = Interrupt r	0 = Interrupt request has not occurred							
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit					
	1 = Interrupt r	equest has oc	curred						
h # 0		0 = Interrupt request has not occurred							
U JIQ	Unimplemented: Read as '0'								

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—		DMA1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>		_		U1TXIP<2:0>	
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplement	ted: Read as 'o)'				
bit 10-8	DMA1IP<2:0>	: DMA Channe	el 1 Data Tra	nsfer Complete	e Interrupt Prior	ity bits	
	111 = Interrup	ot is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	ot is priority 1					
	000 = Interrup	ot source is disa	abled				
bit 7	Unimplement	ted: Read as 'o)'				
bit 6-4	AD1IP<2:0>:	ADC1 Convers	ion Complet	e Interrupt Pric	ority bits		
	111 = Interrup	ot is priority 7 (ł	nighest priori	ty interrupt)	-		
	•						
	•						
	• 001 - Interrur	nt is priority 1					
	000 = Interrup	ot source is disa	abled				
bit 3	Unimplement	ted: Read as 'o)'				
bit 2-0	U1TXIP<2:0>	: UART1 Trans	mitter Interru	upt Priority bits			
	111 = Interrup	ot is priority 7 (h	niahest priori	tv interrupt)			
	•	I7 - (.	U	, /			
	•						
	•						
		ot is priority 1	blad				

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD<	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR (1' = Bit is set (0' = Bit is cleared			x = Bit is unkr	nown			

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<	9:8> ⁽²⁾
bit 15		-				-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	:7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
_	_	_	_		_	_	PLLDIV<8>		
bit 15	-				•		bit 8		
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
			PLLD	IV<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 15-9	Unimpleme	nted: Read as 'o	o'						
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	Iltiplier)			
	000000000	= 2				• •			
	000000001	= 3							
	000000010	= 4							
	•								
	•								
	•								
	000110000	= 50 (default)							
	•								
	•								
	•								
	111111111	= 513							

© 2009 Microchip Technology Inc.

NOTES:

NOTES:

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position



22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

Field	Description
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

						1	
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
47	RCALL	RCALL	RCALL Expr Relative Call		1	2	None
		RCALL	Wn	Computed Call	1	2	None
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
49	RESET	RESET		Software device Reset	1	1	None
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
51	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
52	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
54	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
57	SE	SE	Ws, Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
58	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb, Wns, Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
60	SUB	SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
61	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C.DC.N.OV.Z
		SUBB	f WREG	WREG = f - WREG - (\overline{C})	1	1	
		CUDD	#lit10 Wp	$W_{0} = W_{0} \text{if } 10 (\overline{C})$	1	1	
		SUBB	#11C10,WII		-		
		SUBB	Wb,Ws,Wd	VVd = VVB - VVS - (C)	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	Wd = Wb - Iit5 - (C)	1	1	C,DC,N,OV,Z
62	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
63	SUBBR	SUBBR	f	f = WREG - f - (C)	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – $f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
64	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

АС СНА	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30			ns	_	
SP71	TscH	SCKx Input High Time	30	_	_	ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	_	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	120	_	_	ns	_	
SP51	TssH2doZ	SSx	10	_	50	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_	_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	50	ns	_	

TABLE 24-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

NOTES: