

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

2010	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp210t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Pin Diagrams (Continued) 100-Pin TQFP Pins are up to 5V tolerant AN22/CN22/RA6 AN23/CN23/RA7 OC7/CN15/RD6 OC6/CN14/RD5 IC6/CN19/RD13 OC5/CN13/RD4 OC8/CN16/RD7 VCAP/VDDCORE C1TX/RF1 C1RX/RF0 **AN27/RE3 AN26/RE2** AN24/RE0 OC4/RD3 OC3/RD2 OC2/RD1 **AN28/RE4** IC5/RD12 AN25/RE RG13 RG12 RG14 RG1 RGO VDD cRG15 75 Vss 74 PGEC2/SOSCO/T1CK/CN0/RC14 VDD 2 73 PGED2/SOSCI/CN1/RC13 AN29/RE5 3 72 OC1/RD0 AN30/RE6 71 IC4/RD11 AN31/RE7 5 70 IC3/RD10 AN16/T2CK/T7CK/RC1 6 IC2/RD9 69 AN17/T3CK/T6CK/RC2 7 68 IC1/RD8 AN18/T4CK/T9CK/RC3 8 AN19/T5CK/T8CK/RC4 67 INT4/RA15 9 INT3/RA14 SCK2/CN8/RG6 10 66 Vss SDI2/CN9/RG7 11 65 SDO2/CN10/RG8 OSC2/CLKO/RC15 12 64 MCLR OSC1/CLKIN/RC12 13 63 PIC24HJ64GP510 SS2/CN11/RG9 14 62 VDD PIC24HJ128GP510 TDO/RA5 Vss 15 61 VDD 16 60 TDI/RA4 TMS/RA0 17 59 SDA2/RA3 AN20/INT1/RA12 18 58 SCL2/RA2 AN21/INT2/RA13 19 57 SCL1/RG2 AN5/CN7/RB5 20 56 SDA1/RG3 AN4/CN6/RB4 21 55 SCK1/INT0/RF6 AN3/CN5/RB3 22 54 SDI1/RF7 AN2/SS1/CN4/RB2 23 53 SDO1/RF8 PGEC3/AN1/CN3/RB1 24 52 U1RX/RF2 PGED3/AN0/CN2/RB0 25 51 U1TX/RF3 50< U2RX/CN17/RF4 U2TX/CN18/RF5 TCK/RA1 U2RTS/RF13 U2CTS/RF12 AN12/RB12 [ AN13/RB13 [ AN14/RB14 [ AVDD AVSS AN8/RB8 [ AN9/RB9 [ AN10/RB10 AN11/RB11 IC7/U1CTS/CN20/RD14 ۵۵ VSS ۵۵۸ IC8/U1RTS/CN21/RD15 PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 VREF-/RA9 VREF+/RA10 Vss AN15/OCFB/CN12/RB15

# 3.4 Arithmetic Logic Unit (ALU)

The PIC24HJXXXGPX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJXXXGPX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

### 3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

# 3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR		_		_		VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	TRAPR: Tran	Reset Flag bit					
bit 10		onflict Reset ha	s occurred				
	•	onflict Reset ha		d			
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized \	N Access Rese	et Flag bit		
				al address mo	ode or uninitiali	zed W registe	er used as a
		Pointer caused opcode or unir		eset has not o	courred		
bit 13-9		ted: Read as '			conco		
bit 8	-	age Regulator S		a Sleen hit			
		egulator is activ	•	• .			
	•	egulator goes i	•	•	еер		
bit 7		nal Reset (MCL					
		Clear (pin) Res Clear (pin) Res					
bit 6							
		re Reset (Instruinstruction has					
		instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of WI	DT bit <sup>(2)</sup>			
	1 = WDT is e						
	0 = WDT is di						
bit 4		hdog Timer Tim -out has occur	-	t			
		e-out has occur					
bit 3		e-up from Sleep					
		as been in Slee	-				
	0 = Device ha	as not been in S	leep mode				
bit 2		up from Idle Fla	g bit				
		as in Idle mode as not in Idle m	odo				
bit 1		out Reset Flag					
		out Reset has c					
		out Reset has r					
bit 0	POR: Power-	on Reset Flag I	oit				
		on Reset has o					
	0 = A Power-0	on Reset has n	ot occurred				
	All of the Reset sta		e set or cleare	ed in software.	Setting one of th	nese bits in sof	tware does n
0	cause a device R	eset.					

# 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – Analog-to-Digital Converter 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	CN - Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – Analog-to-Digital Converter 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

TABLE 7-1:INTERRUPT VECTORS

#### REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:								
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15		: Interrupt Nesting Disable bi	t					
		rupt nesting is disabled rupt nesting is enabled						
bit 14-7		emented: Read as '0'						
bit 6	-	<b>R:</b> Arithmetic Error Status bit						
		n error trap was caused by a						
		error trap was not caused by a	5					
bit 5	DMACE	RR: DMA Controller Error Sta	atus bit					
	1 = DMA	. = DMA controller error trap has occurred						
	0 = DMA	controller error trap has not	occurred					
bit 4	MATHER	RR: Arithmetic Error Status b	it					
		error trap has occurred						
		error trap has not occurred						
bit 3		RR: Address Error Trap Statu	is bit					
		ress error trap has occurred	ad					
bit 2		ess error trap has not occurr						
		R: Stack Error Trap Status bit k error trap has occurred						
		k error trap has not occurred						
bit 1		L: Oscillator Failure Trap Sta	tus bit					
		llator failure trap has occurre						
		llator failure trap has not occ						
bit 0	Unimple	mented: Read as '0'						

R/W-0       R/W-0       R/W-0       U-0       R/W-0       R/W-0       U-0         C2TXIF       C1TXIF       DMA7IF       DMA6IF       —       U2EIF       U1EIF       —         bit 7         DMA7IF       DMA6IF       —       U2EIF       U1EIF       —       bit         Legend:            U       =       Unimplemented bit, read as '0'       bit         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'         x = Bit is unknown         bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit       1 = Interrupt request has occurred          0 = Interrupt request has occurred       0 = Interrupt request has not occurred         Interrupt request has occurred          bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         Interrupt request has not occurred          bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         Interrupt request has not occurred </th <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th>	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
RW-0       R/W-0       R/W-0       R/W-0       U-0       R/W-0       R/W-0       U-0         C2TXIF       C1TXIF       DMA7IF       DMA6IF       —       U2EIF       U1EIF       —         bit 7         DMA7IF       DMA6IF       —       U2EIF       U1EIF       —       bit         Legend:       R       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       n       -       -       -       bit       -	—	_	_	_	_	—	_				
C2TXIF       C1TXIF       DMA7IF       DMA6IF	bit 15	·		•			· ·	bit			
bit 7	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'         bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 4       DIMAFIE: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred	C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	_			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'          bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit       1 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred       0         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit       1 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred       0         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred       0         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'       0       Interrupt request has occurred         bit 3       Unimplemented: Read as '0'       0       Interrupt request has occurred         bit 4       DIMA7IF: UART2 Error Interrupt Flag Status bit       1 = Interrupt request has occurred         bit 3       Unimplemented: Read as '0'       0	bit 7							bit			
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'          bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit       1 = Interrupt request has occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred          bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'          bit 4       DMAFIF: UART2 Error Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'          bit 4       UART2 Error Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit       1 = In	Legend:										
bit 15-8       Unimplemented: Read as '0'         bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 4       DIAFT: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has occurred         bit 1	R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'				
bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 4       DZEIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 7       C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 4       DZEIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred	hit 15 0	Unimalonan	ted. Dood oo '	0'							
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 4       DIMEIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         bit 1       Interrupt request has occurred         o = Interrupt request		•				N-4  = :4					
<ul> <li>bit 6</li> <li>c1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>bit 5</li> <li>DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>bit 5</li> <li>DMA6IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has not occurred</li> <li>bit 4</li> <li>DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has occurred</li> <li>o = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 3</li> <li>Unimplemented: Read as '0'</li> <li>bit 2</li> <li>U2EIF: UART2 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has not occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 1</li> <li>U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has not occurred</li> <li>o = Interrupt request has not occurred</li> <li>o = Interrupt request has not occurred</li> </ul>											
bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 3       Unimplemented: Read as '0'         bit 4       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       Interrupt request has not occurred         bit 2       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred <td></td> <td colspan="10"></td>											
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>bit 5 DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 4 DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has occurred</li> <li>o = Interrupt request has occurred</li> <li>bit 3 Unimplemented: Read as '0'</li> <li>bit 2 U2EIF: UART2 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has occurred</li> <li>bit 1 U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> </ul>	bit 6	•	•		nterrupt Flag S	Status bit					
bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred				•							
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       I = Interrupt request has occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred											
<ul> <li>bit 4</li> <li>DMAGIF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 3</li> <li>Unimplemented: Read as '0'</li> <li>bit 2</li> <li>U2EIF: UART2 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has not occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 1</li> <li>U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> <li>bit 1</li> <li>U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>o = Interrupt request has not occurred</li> </ul>	bit 5	DMA7IF: DM	A Channel 7 D	ata Transfer (	Complete Interr	upt Flag Status	s bit				
bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred											
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred		•	•								
0 = Interrupt request has not occurred         bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred	bit 4				Complete Interr	upt Flag Status	s bit				
bit 3       Unimplemented: Read as '0'         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred											
bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred	hit 3	•	•								
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred		-			hit						
<ul> <li>0 = Interrupt request has not occurred</li> <li>bit 1</li> <li>U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
0 = Interrupt request has not occurred	bit 1	U1EIF: UART	T1 Error Interru	pt Flag Status	bit						
bit 0 Unimplemented: Read as '0'		0 = Interrupt i	request has no	t occurred							
	bit 0	Unimplemen	ted: Read as '	0'							

### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	<b>CNIE:</b> Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit

- 1 = Interrupt request enabled
  - 0 = Interrupt request on abled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T2IP<2:0>				OC2IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		IC2IP<2:0>				DMA0IP<2:0>						
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as 'o	)'									
bit 14-12	-	Timer2 Interrupt										
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•	•										
	001 = Interrupt is priority 1											
		upt source is disa										
bit 11	-	ented: Read as 'o										
bit 10-8	<b>OC2IP&lt;2:0&gt;:</b> Output Compare Channel 2 Interrupt Priority bits											
	111 = Interr	11 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
		upt is priority 1 upt source is disa	ahlad									
bit 7		ented: Read as '										
bit 6-4	-	Input Capture C		errupt Priority h	oits							
		upt is priority 7 (I			110							
	•											
	•											
	• 001 = Interrupt is priority 1											
		upt source is disa	abled									
bit 3	Unimpleme	ented: Read as 'o	)'									
bit 2-0	DMA0IP<2:	0>: DMA Channe	el 0 Data Tra	nsfer Complete	e Interrupt Pric	ority bits						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
		upt source is disa										

## REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

### REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—		C2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-3 Unimplemented: Read as '0'

C2IP<2:0>: ECAN2 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

bit 2-0

001 = Interrupt is priority 1

000 = Interrupt source is disabled

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left( \frac{10000000 \cdot 32}{2 \cdot 2} \right)$ 

**XT WITH PLL MODE** 

= 40 MIPS


**EXAMPLE** 

**EQUATION 9-3:** 

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

### FIGURE 9-2: PIC24HJXXXGPX06/X08/X10 PLL BLOCK DIAGRAM



### TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

# REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	<b>OC4MD:</b> Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled
bit 2	<b>OC3MD:</b> Output Compare 3 Module Disable bit
	<ul><li>1 = Output Compare 3 module is disabled</li><li>0 = Output Compare 3 module is enabled</li></ul>
bit 1	<b>OC2MD:</b> Output Compare 2 Module Disable bit
	<ul><li>1 = Output Compare 2 module is disabled</li><li>0 = Output Compare 2 module is enabled</li></ul>
bit 0	<b>OC1MD:</b> Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled
	0 = Output Compare 1 module is enabled


# 15.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 13. "Output Compare" (DS70247), which is available on the Microchip web site (www.microchip.com).

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection



#### FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

# 19.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70226), which is available from the Microchip website (www.microchip.com).

#### 19.1 Overview

The Enhanced Controller Area Network (ECAN<sup>™</sup>) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The PIC24HJXXXGPX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- · 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- 3 full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and

network synchronization

· Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

### 19.2 Frame Types

The CAN module transmits various types of frames which include data messages, remote transmission requests and as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit standard identifier (SID) but not an 18-bit extended identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

· Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

### REGISTER 19-15: CIBUFPNT4: ECAN™ MODULE FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F15B	P<3:0>		F14BP<3:0>						
bit 15							bit 8			
DANO	<b>D</b> /// 0	DAVA	<b>D</b> 444 0	DAMA		DAVA	<b>D</b> 444 0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F13B	P<3:0>			F12BP<3:0>					
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-12	F15BP<3:0>: RX Buffer Written when Filter 15 Hits bits									
bit 11-8	F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits									
bit 7-4	F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits									
h:+ 0 0										

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

### REGISTER 20-4: ADxCON4: ADCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—	—	_	—	DMABL<2:0>				
bit 7	•	·					bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown			

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

# 22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

### 23.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).


MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

# 23.9 MPLAB ICD 2 In-Circuit Debugger


Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

# 23.10 MPLAB PM3 Device Programmer


The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.




# FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS









#### TABLE 24-34: ECAN™ MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter D031	
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120	_	_	ns	—	

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.