

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp510t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	I	Analog	Analog input channels.
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX	I	ST	ECAN1 bus receive pin.
C1TX	0	_	ECAN1 bus transmit pin.
C2RX		ST	ECAN2 bus receive pin.
C2TX	0	—	ECAN2 bus transmit pin.
PGED1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGEC1		SI	Clock input pin for programming/debugging communication channel 1.
PGED2	1/0	51	Data I/O pin for programming/debugging communication channel 2.
PGEC2		ST	Data I/O nin for programming/debugging communication channel 3
PGEC3	"O	ST	Clock input pin for programming/debugging communication channel 3.
IC1-IC8	1	ST	Capture inputs 1 through 8.
INTO	1	ST	External interrunt 0
INT1	i	ST	External interrupt 1.
INT2	I	ST	External interrupt 2.
INT3	I	ST	External interrupt 3.
INT4	I	ST	External interrupt 4.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OCFB	I	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).
0C1-0C8	0	_	Compare outputs 1 through 8.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.
RA9-RA10	I/O	ST	
RA12-RA15	I/O	ST	
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC1-RC4 RC12-RC15	1/O 1/O	ST ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.
RG0-RG3 RG6-RG9 RG12-RG15	I/O I/O I/O	ST ST ST	PORTG is a bidirectional I/O port.

TABLE 1-1:	PINOUT I/O DESCRIPTIONS
------------	--------------------------------

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog inputP = PowerO = OutputI = Input



3.3 CPU Control Registers

TABLE 4-17: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
																		Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	_		AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA0REQ	0382	FORCE											0000					
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								P	AD<15:0>								0000
DMA0CNT	038A	—		—	_	—	—					CN	7<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		—	—			AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	_	—	—	—	—		—	—			I	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								Р	AD<15:0>								0000
DMA1CNT	0396	—	—	—		—	_		-			CN	<9:0>		-			0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE - - - - IRQSEL<6:0> 000									0000							
DMA2STA	039C	STA<15:0> 00										0000						
DMA2STB	039E	STB<15:0> 01										0000						
DMA2PAD	03A0	PAD<15:0> 0									0000							
DMA2CNT	03A2	CNT<9:0>									0000							
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE IRQSEL<6:0>							0000									
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	_		_	_	_	_					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_		•	I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	_	—	—	—	_	—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	—	_	—	—	_	_	_	_		•	I	RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit

- 1 = Interrupt request enabled
 - 0 = Interrupt request on abled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—		T2IP<2:0>		_		OC2IP<2:0>			
bit 15							bit 8		
									
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		IC2IP<2:0>		—		DMA0IP<2:0>			
bit 7							bit 0		
Logondu									
P - Poadable	hit	W – Writable k	nit	II – I Inimpler	mented hit re	ad as '0'			
n = Value at POR (1' = Bit is set (0' = Bit is cleared v = Bit is upknown									
bit 15	Unimpleme	nted: Read as 'c	,						
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits						
	111 = Interru	upt is priority 7 (h	nighest priorit	ty interrupt)					
	•								
	•								
	001 = Interru	upt is priority 1							
	000 = Interru	upt source is disa	abled						
bit 11	Unimplemented: Read as '0'								
bit 10-8	OC2IP<2:0>	·: Output Compa	re Channel 2	2 Interrupt Prior	ity bits				
	111 = internt •	upt is priority 7 (r	lignest priori	ty interrupt)					
	•								
	•	unt in uniquity A							
	001 = Interru	upt is priority 1	abled						
bit 7	Unimpleme	nted: Read as 'c)'						
bit 6-4	IC2IP<2:0>:	Input Capture C	hannel 2 Inte	errupt Priority b	its				
	111 = Interru	upt is priority 7 (h	nighest priorit	ty interrupt)					
	•								
	•								
	001 = Interru	upt is priority 1							
	000 = Interru	upt source is disa	abled						
bit 3	Unimpleme	nted: Read as 'o)'						
bit 2-0	DMA0IP<2:0	D>: DMA Channe	el 0 Data Tra	nsfer Complete	e Interrupt Pric	prity bits			
	111 = Interru	upt is priority 7 (h	lighest priori	ty interrupt)					
	•								
	•								
	001 = Interru	upt is priority 1	abled						

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		T8IP<2:0>				MI2C2IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		SI2C2IP<2:0>		—		T7IP<2:0>				
bit 7							bit 0			
Legend:			•.							
R = Readable	bit	W = Writable I	Dit		mented bit, rea	ad as '0'				
-n = Value at I	POR	'1' = Bit is set		0' = Bit is cle	eared	x = Bit is unkr	iown			
bit 15	Unimplom	antad: Dood oo '	`,							
DIL 10		Timor ^Q Interrupt) Driarity hita							
DIL 14-12	111 = Inter	runt is priority 7 (k	Phoney Dies	v interrunt)						
	•		lightest phone	y interrupt)						
	•									
	•	rupt is priority 1								
	001 - Inter	rupt source is dis	abled							
bit 11	Unimplem	Unimplemented: Read as '0'								
bit 10-8	MI2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits									
	111 = Inter	rupt is priority 7 (I	nighest priorit	y interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is dis	abled							
bit 7	Unimplem	ented: Read as 'o)'							
bit 6-4	SI2C2IP<2	: 0>: I2C2 Slave E	vents Interru	pt Priority bits						
	111 = Inter	rupt is priority 7 (I	nighest priorit	y interrupt)						
	•									
	•									
	001 = Inter 000 = Inter	rupt is priority 1 rupt source is disa	abled							
bit 3	Unimplem	ented: Read as 'd)'							
bit 2-0	T7IP<2:0>:	Timer7 Interrupt	Priority bits							
	111 = Inter	rupt is priority 7 (ł	nighest priorit	y interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is disa	abled							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—		C2TXIP<2:0>		—		C1TXIP<2:0>			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		DMA7IP<2:0>				DMA6IP<2:0>			
bit 7							bit 0		
Lagandi							-		
R = Readable	hit	W = Writable ł	nit	II = I Inimplei	mented hit re	ad as 'O'			
n = Value at POR (1' = Rit is set (0' = Rit is cleared v = Rit is unknown)									
							/////		
bit 15	Unimpleme	ented: Read as 'o)'						
bit 14-12	C2TXIP<2:(0>: ECAN2 Trans	mit Data Ree	quest Interrupt	Priority bits				
	111 = Interr	rupt is priority 7 (h	nighest priorit	ty interrupt)	,				
	•								
	•								
	001 = Interr	rupt is priority 1							
	000 = Interr	upt source is disa	abled						
bit 11	Unimplemented: Read as '0'								
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits								
	111 = Interr	rupt is priority 7 (h	nighest priorit	ty interrupt)					
	•								
	•								
	001 = Interr	upt is priority 1							
	000 = Interr	upt source is disa	abled						
bit 7	Unimpleme	ented: Read as 'o)'						
bit 6-4	DMA7IP<2:	0>: DMA Channe	el 7 Data Tra	nsfer Complete	e Interrupt Pric	ority bits			
	111 = Interr	upt is priority 7 (r	lignest priori	ty interrupt)					
	•								
	•								
	001 = Interr	upt is priority 1	blod						
hit 3		upt source is use	,						
bit 2.0) N 6 Data Tra	nsfor Complete	Intorrupt Dric	vritv bito			
DIL 2-0	111 = Interr	unt is priority 7 (h	nighest priorit	inster Complete	e interrupt Frit	inty bits			
	•	upt is phonty 7 (i	iignest priori	ly interrupt)					
	•								
	• 001 - Interr	unt is priority 4							
	000 = Interr	upt is priority 1	abled						

REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_		_	_	PLLDIV<8>
bit 15	-				•		bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	IV<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared x = Bit is			s unknown	
bit 15-9	Unimpleme	nted: Read as 'o	o'				
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	Iltiplier)	
	000000000	= 2				• •	
	000000001	= 3					
	000000010	= 4					
	•						
	•						
	•						
	000110000	= 50 (default)					
	•						
	•						
	•						
	111111111	= 513					

© 2009 Microchip Technology Inc.

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL	—			—	—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7	•						bit 0

|--|

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCX pin low, generate single output pulse on OCX pin
	011 = Compare event toggles OCX pin 010 = Initialize OCX pin high compare event forces OCX pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 18. "Serial Peripheral Interface (SPI)" (DS70243), which is available from the Microchip website (www.microchip.com).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, Analog-to-Digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module. Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM



REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

S: Start bit
 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
Hardware set or clear when Start, Repeated Start or Stop detected.
R_W: Read/Write Information bit (when operating as I ² C slave)
 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
RBF: Receive Buffer Full Status bit
 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
TBF: Transmit Buffer Full Status bit
 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

NOTES:

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 19-29: CiTRBnDLC: ECAN™ MODULE BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)

	()						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	1 = Message will request remote transmission0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 19-30: CiTRBnDm: ECANTM MODULE BUFFER n DATA FIELD BYTE m $(n = 0, 1, ..., 31; m = 0, 1, ..., 7)^{(1)}$

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

Bit Field	Register	Description
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved

TABLE 21-2: PIC24HJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	perating Con erwise state emperature	nditions: 3.0 d) -40°C ≤ TA	V to 3.6V ≤ +85°C for Industrial		
Parameter No.	Typical ⁽¹⁾	Мах	Units	ts Conditions				
Power-Down Current (IPD) ⁽²⁾								
DC60d	55	500	μA	-40°C				
DC60a	211	500	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)		
DC60b	244	500	μA	+85°C				
DC61d	8	13	μA	-40°C				
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ΔIwDT ⁽³⁾		
DC61b	12	20	μA	+85°C]			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$				
Parameter No. Typical ⁽¹⁾ Max				Units		Со	nditions	
DC73a	11	35	1:2	mA				
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	11	30	1:128	mA				
DC70a	42	50	1:2	mA				
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS	
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				

TABLE 24-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.







Section Name	Update Description
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
	Added the ECAN Filter 15-8 Mask Selection (CiFMSKSEL2) register (see Register 19-19).
Section 20.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Replaced the ADC Module Block Diagram (see Figure 20-1) and removed Figure 21-2.
Section 21.0 "Special Features"	Added Note 2 to the Device Configuration Register Map (see Table 21-1)
Section 24.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 24-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 24-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 24-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 24-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 24-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 24-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 24-21).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/04/09