# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8al3le8atay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reference	Part number
STM8AL31E8x	STM8AL31E88, STM8AL31E89, STM8AL31E8A
STM8AL3LE8x	STM8AL3LE88, STM8AL3LE89, STM8AL3LE8A

# Table 1. Device summary

	3.16	Beeper	•	24
	3.17	Commu	unication interfaces	24
		3.17.1	SPI	24
		3.17.2	I <sup>2</sup> C	24
		3.17.3	USART	25
	3.18	Infrared	d (IR) interface	25
	3.19	Develo	pment support	25
4	Pin d	lescripti	ion	27
5	Mem	ory and	register map	39
	5.1	Memor	y mapping	39
	5.2	Registe	er map	40
6	Interi	rupt vec	ctor mapping	60
7	Optic	on byte		62
8	Uniq	ue ID .		65
•	•			
9	Elect	rical pa	rameters	66
9	Elect 9.1	r <b>ical pa</b> Parame	rameters	. <b>. 66</b> 66
9	Elect 9.1	r <b>ical pa</b> Parame 9.1.1	rameters	<b> 66</b> 66
9	<b>Elect</b> 9.1	r <b>ical pa</b> Parame 9.1.1 9.1.2	rameters	<b> 66</b> 66 66
9	<b>Elect</b> 9.1	rical pa Parame 9.1.1 9.1.2 9.1.3	rameters eter conditions Minimum and maximum values Typical values Typical curves	<b> 66</b> 66 66 66
9	9.1	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4	rameters	<b>66</b> 66 66 66
9	9.1	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage	<b> 66</b> 66 66 66 66 67
9	9.1 9.2	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         te maximum ratings	66 66 66 66 66 67 67
9	9.1 9.2 9.3	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut Operati	rameters         eter conditions         Minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         te maximum ratings         ing conditions	<b> 66</b> 66 66 66 66 67 67 69
9	9.1 9.2 9.3	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut Operati 9.3.1	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         te maximum ratings         ing conditions         General operating conditions	<b> 66</b> 66 66 66 66 67 67 69 69
9	9.1 9.2 9.3	rical pa Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         te maximum ratings         ing conditions         General operating conditions         Embedded reset and power control block characteristics	66 66 66 66 66 67 67 69 70
9	9.1 9.2 9.3	<b>Frical pa</b> Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2 9.3.3	rameters	66 66 66 66 66 67 67 69 69 70 72
9	9.1 9.2 9.3	rical pa Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2 9.3.3 9.3.4	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         te maximum ratings         ing conditions         General operating conditions         Embedded reset and power control block characteristics         Supply current characteristics         Clock and timing characteristics	66 66 66 66 66 67 67 69 69 70 72 85
9	9.1 9.2 9.3	rical pa Parama 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5	rameters         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         ing conditions         General operating conditions         Embedded reset and power control block characteristics         Supply current characteristics         Clock and timing characteristics         Memory characteristics	66 66 66 66 66 67 67 67 67 67 67 67 67 63 70 72 85 90
9	9.1 9.2 9.3	rical pa Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6	rameters eter conditions	
9	9.1 9.2 9.3	rical pa Parame 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Absolut 0perati 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7	rameters eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage te maximum ratings ing conditions General operating conditions Embedded reset and power control block characteristics Supply current characteristics Clock and timing characteristics Memory characteristics I/O current injection characteristics	66          66          66          66          67          67          67          67          67          67          67          69          70          70          90          90          92          92

DocID027180 Rev 5



Table 47.	I2C characteristics	103
Table 48.	LCD characteristics	105
Table 49.	Reference voltage characteristics.	106
Table 50.	TS characteristics	107
Table 51.	Comparator 1 characteristics	107
Table 52.	Comparator 2 characteristics	108
Table 53.	DAC characteristics	109
Table 54.	DAC accuracy	
Table 55.	DAC output on PB4-PB5-PB6	
Table 56.	ADC1 characteristics	112
Table 57.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V.	114
Table 58.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	114
Table 59.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	114
Table 60.	EMS data	
Table 61.	EMI data	
Table 62.	ESD absolute maximum ratings	
Table 63.	Electrical sensitivities	
Table 64.	Thermal characteristics	
Table 65.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	
Table 66.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	
Table 67.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	
Table 68.	STM8AL31E8x STM8AL3LE8x ordering information scheme	131
Table 69.	Document revision history	132



# List of figures

Figure 1.	High-density STM8AL3xE8x device block diagram	14
Figure 2.	Clock tree diagram	19
Figure 3.	STM8AL31E8A 80-pin package pinout (without LCD)	27
Figure 4.	STM8AL3LE8A 80-pin package pinout (with LCD).	27
Figure 5.	STM8AL31E89 64-pin pinout (without LCD).	28
Figure 6.	STM8AL3LE89 64-pin pinout (with LCD)	28
Figure 7.	STM8AL31E88 48-pin pinout (without LCD)	29
Figure 8.	STM8AL3LE88 48-pin pinout (with LCD)	29
Figure 9.	Memory map	39
Figure 10.	Pin loading conditions.	66
Figure 11.	Pin input voltage	67
Figure 12.	Power supply thresholds.	71
Figure 13.	Typical I <sub>DD(RUN)</sub> from RAM vs. V <sub>DD</sub> (HSI clock source), f <sub>CPU</sub> =16 MHz <sup>(1)</sup>	73
Figure 14.	Typical $I_{DD(RUN)}$ from Flash vs. $V_{DD}$ (HSI clock source), $f_{CPU} = 16 \text{ MHz}^{(1)}$	74
Figure 15.	Typical $I_{DD(Wait)}$ from RAM vs. $V_{DD}$ (HSI clock source), $f_{CPU} = 16 \text{ MHz}^{(1)}$	76
Figure 16.	Typical $I_{DD(Wait)}$ from Flash (HSI clock source), $f_{CPU} = 16 \text{ MHz}^{(1)}$	76
Figure 17.	Typical IDD(JPR) vs. VDD (LSI clock source), all peripherals OFF	77
Figure 18.	Typical $I_{DD(I,PW)}$ vs. $V_{DD}$ (LSI clock source), all peripherals OFF <sup>(1)</sup>	78
Figure 19.	Typical IDD(AH) vs. V הם (LSI clock source)	81
Figure 20.	Typical IDD(Halt) vs. Vpp (internal reference voltage OFF)	82
Figure 21.	HSE oscillator circuit diagram.	87
Figure 22.	LSE oscillator circuit diagram	88
Figure 23.	Typical HSI frequency vs. Voo	89
Figure 24.	Typical LSI clock source frequency vs. VDD	90
Figure 25.	Typical VIL and VIH vs. VDD (standard I/Os)	94
Figure 26.	Typical VIL and VIH vs. VDD (true open drain I/Os).	94
Figure 27.	Typical pull-up resistance Rpl vs. Vpp with VIN=VSS	95
Figure 28.	Typical pull-up current Ipu vs. Vpp with VIN=VSS	95
Figure 29.	Typical VOL @ VDD = 3.0 V (high sink ports)	97
Figure 30.	Typical VOL @ VDD = 1.8 V (high sink ports)	97
Figure 31.	Typical VOL @ VDD = 3.0 V (true open drain ports)	97
Figure 32.	Typical VOL @ VDD = 1.8 V (true open drain ports)	97
Figure 33.	Typical VDD - VOH @ VDD = 3.0 V (high sink ports).	97
Figure 34.	Typical VDD - VOH @ VDD = 1.8 V (high sink ports).	97
Figure 35.	Typical NRST pull-up resistance $R_{PU}$ vs. $V_{DD}$	98
Figure 36.	Typical NRST pull-up current Inu vs. VDD	99
Figure 37.	Recommended NRST pin configuration	99
Figure 38.	SPI1 timing diagram - slave mode and CPHA=0	. 101
Figure 39.	SPI1 timing diagram - slave mode and CPHA=1 <sup>(1)</sup>	. 101
Figure 40.	SPI1 timing diagram - master mode <sup>(1)</sup>	. 102
Figure 41.	Typical application with I2C bus and timing diagram <sup>(1)</sup> )	. 104
Figure 42.	ADC1 accuracy characteristics	. 115
Figure 43.	Typical connection diagram using the ADC	. 115
Figure 44.	Power supply and reference decoupling ( $V_{\text{REF+}}$ not connected to $V_{\text{DDA}}$ )	. 116
Figure 45.	Power supply and reference decoupling (VREF+ connected to VDDA)	. 116
Figure 46.	LQFP80 - 80-pin, 14 x 14 mm low-profile guad flat package outline	. 120
Figure 47.	LQFP80 - 80-pin, 14 x 14 mm low-profile guad flat package	-
-	recommended footprint	. 122



# 3.2 Central processing unit STM8

# 3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

### Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16 Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

### Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

#### Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

# 3.2.2 Interrupt controller

The high-density STM8AL3xE8x devices feature a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts



# 3.6 LCD (Liquid crystal display)

The LCD is only available on STM8AL3LE8x devices.

The liquid crystal display drives up to 8 common terminals and up to 40 segment terminals to drive up to 320 pixels. This LCD is configurable to drive up to 4 common and 44 segments (up to 176 pixels).

- Internal step-up converter to guarantee contrast control whatever V<sub>DD</sub>.
- Static 1/2, 1/3, 1/4, 1/8 duty supported.
- Static 1/2, 1/3, 1/4 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 8 pixels programmable to blink.
- The LCD controller operating in Halt mode.

Note: Unnecessary segments and common pins can be used as general I/O pins.

# 3.7 Memories

The high-density STM8AL3xE8x devices have the following main features:

- 4 Kbytes of RAM
- The non-volatile memory is divided into three arrays:
  - 64 Kbytes of medium-density embedded Flash program memory
  - 2 Kbytes of Data EEPROM
  - Option byte.

The memory supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

# 3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, DAC1, DAC2, AES, I2C1, SPI1, SPI2, USART1, USART2, USART3, and the 5 Timers.



## 3.17.3 USART

The USART interfaces (USART1, USART2 and USART3) allow full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1, USART2 and USART3 can be served by the DMA1 Controller.

USART interfaces are used to implement LIN slave communication, with LIN Break detection on the framing error flag (FE in USART\_SR register) with a value of 0 in the USART data register (USART\_DR).

# 3.18 Infrared (IR) interface

The high-density STM8AL3xE8x devices contain an infrared interface which is used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

# 3.19 Development support

#### **Development tools**

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

#### Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface is activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation is also monitored in real-time by means of shadow registers.



Table 5. High-density	STM8AL3xE8x pin	description	(continued)
			··· · · · · /

n	Pin umb	er				I	npu	t	0	utpu	Jt		
LQFP80	LQFP64	LQFP48	Pin name	Type	I/O level	floating	ndm	Ext. interrupt	High sink/source	ao	ЬР	Main functior (after reset)	Default alternate function
64	52	-	PG7/LCD_SEG35/ SPI2_MISO	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port G7	LCD segment 35 / SPI2 master in- slave out
23	-	-	PE0/LCD_SEG1 <sup>(3)</sup> / TIM5_CH2	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E0	LCD segment 1 /Timer 5 channel 2
-	19	14	PE0/LCD_SEG1 <sup>(3)</sup> / TIM5_CH2/RTC_TAMP1	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E0	LCD segment 1 /Timer 5 channel 2 / RTC tamper 1
24	-	-	PE1/TIM1_CH2N /LCD_SEG2 <sup>(3)</sup>	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E1	Timer 1 - inverted channel 2 / LCD segment 2
-	20	15	PE1/TIM1_CH2N /LCD_SEG2 <sup>(3)</sup> / RTC_TAMP2	I/O	FT <sup>(5)</sup>	x	х	Х	HS	х	х	Port E1	Timer 1 - inverted channel 2 / LCD segment 2 / RTC tamper 2
25	-	-	PE2/TIM1_CH3N /LCD_SEG3 <sup>(3)</sup>	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E2	Timer 1 - inverted channel 3 / LCD segment 3
-	21	16	PE2/TIM1_CH3N /LCD_SEG3 <sup>(3)</sup> / RTC_TAMP3	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	x	Port E2	Timer 1 - inverted channel 3 / LCD segment 3 / RTC tamper 3
26	-	-	PE3/LCD_SEG4 <sup>(3)</sup>	I/O	FT <sup>(5)</sup>	Х	Х	Х	HS	Х	Х	Port E3	LCD segment 4
-	22	17	PE3/LCD_SEG4 <sup>(3)</sup> / USART2_RX	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E3	LCD segment 4/ USART2 receive
27	-	-	PE4/LCD_SEG5 <sup>(3)</sup> / DAC_TRIG1	I/O	FT <sup>(5)</sup>	x	х	х	HS	х	х	Port E4	LCD segment 5/ DAC 1 trigger
-	23	18	PE4/LCD_SEG5 <sup>(3)</sup> / DAC_TRIG2/USART2_TX	I/O	FT <sup>(5)</sup>	x	х	Х	HS	х	х	Port E4	LCD segment 5/ DAC 2 trigger/ USART2 transmit
28	-	-	PE5/LCD_SEG6 <sup>(3)</sup> / ADC1_IN23/COMP1_INP/ COMP2_INP	I/O	FT <sup>(5)</sup>	x	x	х	HS	х	x	Port E5	LCD segment 6 / ADC1_IN23/Comparator 1 positive input/Comparator 2 positive input
-	24	19	PE5/LCD_SEG6 <sup>(3)</sup> / ADC1_IN23/COMP1_INP/ COMP2_INP/ USART2_CK	I/O	FT <sup>(5)</sup>	X	x	х	HS	х	x	Port E5	LCD segment 6 / ADC1_IN23/ Comparator 1 positive input/ Comparator 2 positive input/USART2 synchronous clock
-	-	47	PE6/LCD_SEG26 <sup>(3)/</sup> PVD_IN/TIM5_BKIN/ USART3_TX	I/O	FT <sup>(5)</sup>	x	x	х	HS	х	х	Port E6	LCD segment 26 /PVD_IN /TIM5 break input / USART3 transmit



nı	Pin umb	er				I	npu	t	Output		ıt		Default alternate function		
LQFP80	LQFP64	LQFP48	Pin name	Type I/O level		floating	wpu	Ext. interrupt	High sink/source	OD	ЬР	Main functior (after reset)			
5	1	1	PA0 <sup>(8)</sup> / <i>[USART1_CK]</i> <sup>(2)</sup> / SWIM/BEEP/IR_TIM <sup>(9)</sup>	I/O	-	х	x	x	HS	x	x	Port A0	[USART1 synchronous clock] <sup>(2)</sup> / SWIM input and output / Beep output / Infrared Timer output		
68	56	40	V <sub>SS2</sub>	S	-	-	-	-	-	-	-	IOs groun	id voltage		
67	55	39	V <sub>DD2</sub>	S	-	-	-	-	-	-	-	IOs suppl	IOs supply voltage		
48	-	-	V <sub>SS4</sub>	S	-	-	-	-	-	-	-	IOs groun	id voltage		
47	-	-	V <sub>DD4</sub>	S	-	-	-	-	-	-	-	IOs suppl	y voltage		

Table 5. High-density STM8AL3xE8x pin description (continued)

1. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in STM8L051/L052 Value Line, STM8L151/L152, STM8L162, STM8AL31, STM8AL3L MCU lines reference manual (RM0031).

2. [] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

3. Available onSTM8AL3LE8xdevices only.

4. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.

5. In the 5 V tolerant I/Os, the protection diode to  $V_{DD}$  is not implemented.

 In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V<sub>DD</sub> are not implemented).

7. Available on STM8AL3LE8x devices only. On STM8AL31E8x devices it is reserved and must be tied to  $V_{DD}$ .

8. The PA0 pin is in input pull-up during the reset phase and after reset release.

9. High Sink LED driver capability available on PA0.

*Note:* The slope control of all GPIO pins, except true open drain pins, are programmable. By default the slope control is limited to 2 MHz.

## System configuration options

As shown in *Table 5: High-density* STM8AL3xE8x pin description, some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the "Routing interface (RI) and system configuration controller" section in STM8L051/L052 Value Line, STM8L151/L152, STM8L162, STM8AL31, STM8AL3L MCU lines reference manual (RM0031).



Address	Block	Register label	Register name	Reset status
0x00 52D2		TIM1_DCR2	TIM1 DMA1 control register 2	0x00
0x00 52D3	- I IM1	TIM1_DMA1R	TIM1 DMA1 address for burst mode	0x00
0x00 52D4 to 0x00 52DF			Reserved area (12 byte)	
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00
0x00 52E2	-	TIM4_SMCR	TIM4 Slave mode control register	0x00
0x00 52E3		TIM4_DER	TIM4 DMA1 request enable register	0x00
0x00 52E4		TIM4_IER	TIM4 Interrupt enable register	0x00
0x00 52E5	TIM4	TIM4_SR1	TIM4 status register 1	0x00
0x00 52E6		TIM4_EGR	TIM4 Event generation register	0x00
0x00 52E7		TIM4_CNTR	TIM4 counter	0x00
0x00 52E8		TIM4_PSCR	TIM4 prescaler register	0x00
0x00 52E9	-	TIM4_ARR	TIM4 Auto-reload register	0x00
0x00 52EA to 0x00 52FE			Reserved area (21 byte)	
0x00 52FF	IRTIM	IR_CR	Infrared control register	0x00
0x00 5300		TIM5_CR1	TIM5 control register 1	0x00
0x00 5301		TIM5_CR2	TIM5 control register 2	0x00
0x00 5302		TIM5_SMCR	TIM5 Slave mode control register	0x00
0x00 5303		TIM5_ETR	TIM5 external trigger register	0x00
0x00 5304		TIM5_DER	TIM5 DMA1 request enable register	0x00
0x00 5305		TIM5_IER	TIM5 interrupt enable register	0x00
0x00 5306		TIM5_SR1	TIM5 status register 1	0x00
0x00 5307	TIM5	TIM5_SR2	TIM5 status register 2	0x00
0x00 5308	11110	TIM5_EGR	TIM5 event generation register	0x00
0x00 5309		TIM5_CCMR1	TIM5 Capture/Compare mode register 1	0x00
0x00 530A		TIM5_CCMR2	TIM5 Capture/Compare mode register 2	0x00
0x00 530B		TIM5_CCER1	TIM5 Capture/Compare enable register 1	0x00
0x00 530C		TIM5_CNTRH	TIM5 counter high	0x00
0x00 530D		TIM5_CNTRL	TIM5 counter low	0x00
0x00 530E		TIM5_PSCR	TIM5 prescaler register	0x00
0x00 530F	]	TIM5_ARRH	TIM5 Auto-reload register high	0xFF

Table 9. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status				
0x00 53AC		DAC_DORH	DAC data output register high	0x00				
0x00 53AD		DAC_DORL	DAC data output register low	0x00				
0x00 53A2	Block DAC DAC DAC	DAC_DCH2RDHRH	DAC channel 2 right aligned data holding register high	0x00				
0x00 53A3		DAC_DCH2RDHRL	DAC channel 2 right aligned data holding register low	0x00				
0x00 53A4		DAC_DCH1LDHRH	DAC channel 1left aligned data holding register high	0x00				
0x00 53A5	DAC	DAC_DCH1LDHRL	DAC channel 1left aligned data holding register low	0x00				
0x00 53A6		DAC_DCH2LDHRH	DAC channel 2 left aligned data holding register high	0x00				
0x00 53A7		DAC_DCH2LDHRL	DAC channel 2 left aligned data holding register low	0x00				
0x00 53A8		DAC_DCH1DHR8	DAC channel 1 8-bit mode data holding register	0x00				
0x00 53A9		DAC_DCH2DHR8	DAC channel 2 8-bit mode data holding register	0x00				
0x00 53AA to 0x00 53AB		Reserved area (2 byte)						
0x00 53AC	DAC	DAC_CH1DORH Reset value	DAC channel 1 data output register high	0x00				
0x00 53AD	DAC	DAC_CH1DORL Reset value	DAC channel 1 data output register low	0x00				
0x00 53AE to 0x00 53AF			Reserved area (2 byte)					
0x00 53B0	DAC	DAC_CH2DORH Reset value	DAC channel 2 data output register high	0x00				
0x00 53B1	DAC	DAC_CH2DORL Reset value	DAC channel 2 data output register low	0x00				
0x00 53B2 to 0x00 53BF			Reserved area					
0x00 53C0		SPI2_CR1	SPI2 control register 1	0x00				
0x00 53C1		SPI2_CR2	SPI2 control register 2	0x00				
0x00 53C2		SPI2_ICR	SPI2 interrupt control register	0x00				
0x00 53C3	0010	SPI2_SR	SPI2 status register	0x02				
0x00 53C4	3712	SPI2_DR	SPI2 data register	0x00				
0x00 53C5		SPI2_CRCPR	SPI2 CRC polynomial register	0x07				
0x00 53C6		SPI2_RXCRCR	SPI2 Rx CRC register	0x00				
0x00 53C7		SPI2_TXCRCR	SPI2 Tx CRC register	0x00				

Table 9. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM Debug module control register 1	0x00
0x00 7F97		DM_CR2	DM Debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM Debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM Debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F			Reserved area (5 byte)	<u>.</u>

### Table 10. CPU/SWIM/debug module/interrupt controller registers (continued)

1. Accessible by debug module only



# Table 25. Total current consumption and timing in Active-halt mode at $V_{DD}$ = 1.65 V to 3.6 V (continued)

Symbol	Parameter		Тур.	Max. <sup>(2)</sup>	Unit		
twu_hsi(AH) <sup>(9)(10)</sup>	Wakeup time from Active-halt mode to Run mode (using HSI)	-	-	-	4.70	7.00	μs
t <sub>wu_lsi(AH)</sub> <sup>(9)(10)</sup>	Wakeup time from Active-halt mode to Run mode (using LSI)	-	-	-	150.0	-	μs

1. No floating I/O, unless otherwise specified.

2. Guaranteed by characterization results.

3. RTC enabled. Clock source = LSI

4. RTC enabled, LCD enabled with external V<sub>LCD</sub> = 3 V, static duty, division ratio = 256, all pixels active, no LCD connected.

5. RTC enabled, LCD enabled with external  $V_{LCD}$ , 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.

- LCD enabled with internal LCD booster V<sub>LCD</sub> = 3 V, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to *Table 33*
- 8. RTC enabled. Clock source = LSE
- 9. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after  $t_{\rm WU}.$
- 10. ULP=0 or ULP=1 and FWU=1 in the PWR\_CSR2 register.

# Table 26. Typical current consumption in Active-halt mode, RTC clocked by LSEexternal crystal

Symbol	Parameter	Condition <sup>(1)</sup>		Тур.	Unit
	(AH) (2) Supply current in Active-halt mode	V = 1.9.V	LSE	1.15	
		v <sub>DD</sub> – 1.0 v	LSE/32 <sup>(3)</sup>	1.05	μA
(2)		V <sub>DD</sub> = 3 V	LSE	1.30	
'DD(AH)`´			LSE/32 <sup>(3)</sup>	1.20	
		<u> </u>	LSE	1.45	
		v <sub>DD</sub> – 3.0 v	LSE/32 <sup>(3)</sup>	1.35	

1. No floating I/O, unless otherwise specified.

2. Based on measurements on bench with 32.768 kHz external crystal oscillator.

3. RTC clock is LSE divided by 32.



Symbol	Parameter		Typ. V <sub>DD</sub> = 3.0 V	Unit	
I <sub>DD(TIM1)</sub>	TIM1 supply current <sup>(1)</sup>		10		
I <sub>DD(TIM2)</sub>	TIM2 supply current <sup>(4)</sup>		7		
I <sub>DD(TIM3)</sub>	TIM3 supply current <sup>(1)</sup>		7		
I <sub>DD(TIM5)</sub>	TIM5 supply current <sup>(1)</sup>		7		
I <sub>DD(TIM4)</sub>	TIM4 timer supply current <sup>(1)</sup>		3		
I <sub>DD(USART1)</sub>	USART1 supply current <sup>(5)</sup>		5		
I <sub>DD(USART2)</sub>	USART2 supply current <sup>(6)</sup>		5		
I <sub>DD(USART3)</sub>	USART3 supply current <sup>(7)</sup>		5	µA/MHz	
I <sub>DD(SPI1)</sub>	SPI1 supply current <sup>(4)</sup>		3	1	
I <sub>DD(SPI2)</sub>	SPI2 supply current <sup>(4)</sup>		3		
I <sub>DD(I2C1)</sub>	I <sup>2</sup> C1 supply current <sup>(4)</sup>		4		
I <sub>DD(DMA1)</sub>	DMA1 supply current		3		
I <sub>DD(AES)</sub>	AES supply current		4	1	
I <sub>DD(WWDG)</sub>	WWDG supply current		1	]	
I <sub>DD(ALL)</sub>	Peripherals ON <sup>(8)</sup>		67		
I <sub>DD(ADC1)</sub>	ADC1 supply current <sup>(9)</sup>		1500		
I <sub>DD(DAC)</sub>	DAC supply current <sup>(10)</sup>		370	]	
I <sub>DD(COMP1)</sub>	Comparator 1 supply current <sup>(11)</sup>		0.160		
	Comparator 2 supply current <sup>(11)</sup>	Slow mode	2		
·DD(COMP2)		Fast mode	5		
I <sub>DD(PVD/BOR)</sub>	Power voltage detector and brownout Reset unit supply current <sup>(12)</sup>		2.6	μA	
I <sub>DD(BOR)</sub>	Brownout Reset unit supply current <sup>(12)</sup>		2.4		
	Independent watchdog supply current	including LSI supply current	0.45		
I <sub>DD</sub> (IDWDG)		excluding LSI supply current	0.05		

Table 28. Peripheral current consumption (continued)

1. Data based on a differential I<sub>DD</sub> measurement between all peripherals OFF and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pins toggling. Not tested in production.

 Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.

3. Peripherals listed above the I<sub>DD(ALL)</sub> parameter ON: TIM1, TIM2, TIM3, TIM4, TIM5, USART1, USART2, USART3, SPI1, SPI2, I2C1, DMA1, WWDG.

 Data based on a differential I<sub>DD</sub> measurement between all peripherals OFF and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pins toggling. Not tested in production.



- Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.
- Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.
- Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.
- 8. Peripherals listed above the I<sub>DD(ALL)</sub> parameter ON: TIM1, TIM2, TIM3, TIM4, USART1, SPI1, I2C1, DMA1, WWDG.
- 9. Data based on a differential I<sub>DD</sub> measurement between ADC in reset configuration and continuous ADC conversion.
- Data based on a differential I<sub>DD</sub> measurement between DAC in reset configuration and continuous DAC conversion of V<sub>DD</sub> /2. Floating DAC output.
- Data based on a differential I<sub>DD</sub> measurement between COMP1 or COMP2 in reset configuration and COMP1 or COMP2 enabled with static inputs. Supply current of internal reference voltage excluded.
- 12. Including supply current of internal reference voltage.

Symbol	Parameter	Conditions		Тур.	Unit
I <sub>DD(RST)</sub>	Supply current under external reset <sup>(1)</sup>	PB1/PB3/PA5 pins are externally tied to V <sub>DD</sub>	V <sub>DD</sub> = 1.8 V	48	
			V <sub>DD</sub> = 3 V	80	μΑ
		, 55	V <sub>DD</sub> = 3.6 V	95	

#### Table 29. Current consumption under external reset

1. All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under reset. PB1, PB3 and PA5 must be tied externally under reset to avoid the consumption due to their schmitt trigger.

# 9.3.4 Clock and timing characteristics

## HSE external clock (HSEBYP = 1 in CLK\_ECKCR)

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

#### Table 30. HSE external clock characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>HSE_ext</sub> <sup>(1)</sup>	External clock source frequency		1	-	16	MHz
V <sub>HSEH</sub>	OSC_IN input pin high- level voltage	-	0.7 x V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low- level voltage		V <sub>SS</sub>	-	0.3 x V <sub>DD</sub>	v
C <sub>in(HSE)</sub> <sup>(1)</sup>	OSC_IN input capacitance	-	-	2.6	-	pF
I <sub>LEAK_HSE</sub>	OSC_IN input leakage current	$V_{SS} < V_{IN} < V_{DD}$	-	-	±500	nA

1. Guaranteed by design.



#### STM8AL31E8x STM8AL3LE8x

Symbol	Parameter	Conditions <sup>(1)</sup>	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low-level voltage	Input voltage on all pins	Vss-0.3	-	0.3 x V <sub>DD</sub>	V
V <sub>IH</sub>	Input voltage on true open-drain pins (PC0 and PC1) with V <sub>DD</sub> < 2 V			-	5.2 <sup>(2)</sup>	
		Input voltage on true open-drain pins (PC0 and PC1) with $V_{DD} \ge 2 V$		-	5.5 <sup>(2)</sup>	
	Input high-level voltage	Input voltage on five- volt tolerant (FT) pins with V <sub>DD</sub> < 2 V	0.70 x V <sub>DD</sub>	-	5.2 <sup>(2)</sup>	V
		Input voltage on five- volt tolerant (FT) pins with $V_{DD} \ge 2 V$		-	5.5 <sup>(2)</sup>	
		Input voltage on any other pin			-	V <sub>DD</sub> +0.3 <sup>(2)</sup>
V.	<b>O b b b b b b b b b b</b>	Standard I/Os	-	200	-	m\/
♥ hys	Schmitt trigger voltage hysteresis (*)	True open drain I/Os	-	200	-	IIIV
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> Standard I/Os	-	-	50	
l <sub>ikg</sub>	Input leakage current <sup>(4)</sup>	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> True open drain I/Os	-	-	200	nA
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> PA0 with high sink LED driver capability	-	-	200	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	30 <sup>(6)</sup>	45	60 <sup>(6)</sup>	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

1.  $V_{DD}$  = 3.0 V,  $T_A$  = -40 to 125  $^\circ C$  unless otherwise specified.

2. If  $V_{IH}$  maximum is not respected, the injection current must be limited externally to  $I_{INJ(PIN)}$  maximum.

3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 R<sub>PU</sub> pull-up equivalent resistor based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in Figure 28).

6. Guaranteed by characterization results.



l/O Type	Symbol	Parameter	Conditions	Min.	Max.	Unit
Standard	V <sub>OL</sub> <sup>(1)</sup>	Output low-level voltage for an I/O pin	I <sub>IO</sub> = +2 mA, V <sub>DD</sub> = 3.0 V	-	0.45	V
			I <sub>IO</sub> = +2 mA, V <sub>DD</sub> = 1.8 V	-	0.45	V
			I <sub>IO</sub> = +10 mA, V <sub>DD</sub> = 3.0 V	-	0.7	V
	V <sub>OH</sub> <sup>(2)</sup>	Output high-level voltage for an I/O pin	I <sub>IO</sub> = -2 mA, V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> -0.45	-	V
			I <sub>IO</sub> = -1 mA, V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> -0.45	-	۷
			I <sub>IO</sub> = -10 mA, V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> -0.7	-	V

Table 42.	Output driving	current	(hiah sink	ports)
	output untillig	ounone	(	po: 00/

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IQ</sub> current sourced must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

I/О Туре	Symbol	Parameter	Conditions	Min.	Max.	Unit
drain	Open drain A OPen drain	Output low-level voltage for an I/O pin	I <sub>IO</sub> = +3 mA, V <sub>DD</sub> = 3.0 V	-	0.45	V
Open			I <sub>IO</sub> = +1 mA, V <sub>DD</sub> = 1.8 V	-	0.45	v

 Table 43. Output driving current (true open drain ports)

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

l/O Type	Symbol	Parameter	Conditions	Min.	Max.	Unit
R	V <sub>OL</sub> <sup>(1)</sup>	Output low-level voltage for an I/O pin	I <sub>IO</sub> = +20 mA, V <sub>DD</sub> = 2.0 V	-	0.45	V

Table 44. Output driving current (PA0 with high sink LED driver capability)

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.



In the following table, data are guaranteed by design, not tested in production, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDA</sub>	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
+	Comparator startup time	Fast mode	-	15	20	
ISTART		Slow mode	-	20	25	
t <sub>d slow</sub>	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ⊴V <sub>DDA</sub> ⊴2.7 V	-	1.8	3.5	
		2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	2.5	6	μs
t <sub>d fast</sub>	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ⊴V <sub>DDA</sub> ⊴2.7 V	-	0.8	2	
		2.7 V ⊴V <sub>DDA</sub> ≤3.6 V	-	1.2	4	
V <sub>offset</sub>	Comparator offset error	-	-	±4	±20	mV
d <sub>Threshold</sub> /dt	Threshold voltage temperature coefficient	$\begin{split} V_{DDA} &= 3.3V \\ T_A &= 0 \text{ to } 50 \ ^\circ\text{C} \\ V &= V_{REF+}, \ 3/4 \\ V_{REF+}, \\ 1/2 \ V_{REF+}, \ 1/4 \ V_{REF+}. \end{split}$	-	15	30	ppm /°C
	Current consumption <sup>(3)</sup>	Fast mode	-	3.5	5	
'COMP2		Slow mode	-	0.5	2	μΑ

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.



# 9.3.13 12-bit DAC characteristics

In the following table, data are guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DDA</sub>	Analog supply voltage	-	1.8	-	3.6	V
V <sub>REF+</sub>	Reference supply voltage	-	1.8	-	V <sub>DDA</sub>	
I <sub>VREF</sub>	Current consumption on V <sub>REF+</sub> supply	V <sub>REF+</sub> = 3.3 V, no load, middle code (0x800)	-	130	220	- μΑ
		V <sub>REF+</sub> = 3.3 V, no load, worst code (0x000)	-	220	350	
I <sub>VDDA</sub>	Current consumption on V <sub>DDA</sub> supply	V <sub>DDA</sub> = 3.3 V, no load, middle code (0x800)	-	210	320	
		V <sub>DDA</sub> = 3.3 V, no load, worst code (0x000)	-	320	520	
T <sub>A</sub>	Temperature range	-	-40	-	125	°C
R <sub>L</sub> <sup>(1) (2)</sup>	Resistive load	DACOUT buffer ON	5	-		kΩ
R <sub>O</sub>	Output impedance	DACOUT buffer OFF	-	8	10	kΩ
C <sub>L</sub> <sup>(3)</sup>	Capacitive load	-	-	-	50	pF
DAC_OUT	DAC_OUT voltage	DACOUT buffer ON	0.2	-	V <sub>DDA</sub> - 0.2	V
		DACOUT buffer OFF	0	-	V <sub>REF+</sub> -1 LSB	V
t <sub>settling</sub>	Settling time (full scale: for a 12- bit input code transition between the lowest and the highest input codes when DAC_OUT reaches the final value ±1LSB)	R <sub>L</sub> ≥5 kΩ, C <sub>L</sub> ≤ 50 pF	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT (@95%) change when small variation of the input code (from code i to i+1LSB).	R <sub>L</sub> ≥ 5 kΩ, C <sub>L</sub> ≤50 pF	-	-	1	Msps
twakeup	Wakeup time from OFF state. Input code between lowest and highest possible codes.	R <sub>L</sub> ≥5 kΩ C <sub>L</sub> ≤50 pF	-	9	15	μs
PSRR+	Power supply rejection ratio (to VDDA) (static DC measurement)	$R_L \ge 5 \text{ k}\Omega, C_L \le 50 \text{ pF}$	-	-60	-35	dB

Table 53. DAC characteristics

1. Resistive load between DACOUT and GNDA

2. Output on PF0 or PF1

3. Capacitive load at DACOUT pin

4. It gives the output excursion of the DAC



# 9.3.15 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

## Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms to the ANSI/ESDA/JEDEC JS-001, JESD22-A115 and ANSI/ESD S5.3.1.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) are reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress is applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software is hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions						
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C},$ $f_{CPU} = 16 \text{ MHz},$ conforms to IEC 61000		2B				
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C},$ f_CDU = 16 MHz.	Using HSI	4A				
		conforms to IEC 61000	Using HSE	2B				

Table 60. EMS data

