



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details



Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CSI0, EBI/EMI, Ethernet, I²C, LINbus, SD, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c28h0agv2000a">https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c28h0agv2000a</a>

Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
29	-	-	-	P5B	E	I
				FRCK0_1		
				TIOB5_1		
				MADATA27_0		
30	21	18	G3	P08	E	K
				SIN14_0		
				TIOB12_0		
				INT17_0		
				MDQM0_0		
31	22	19	G4	P09	E	K
				SOT14_0 (SDA14_0)		
				TIOB13_0		
				INT18_0		
				MDQM1_0		
32	23	20	G5	P0A	L	I
				ADTG_1		
				SCK14_0 (SCL14_0)		
				AIN2_1		
				MCLKOUT_0		
33	-	-	-	P5C	E	I
				TIOA11_2		
				MADATA28_0		
				RTCCO_1		
				SUBOUT_1		
34	24	-	G6	P30	E	K
				TIOA13_2		
				INT03_2		
				MDQM2_0		
				I2SDIO_0		
35	25	-	H4	P31	E	I
				TIOB13_2		
				MDQM3_0		
				I2SCK0_0		
36	26	21	H2	P32	L	K
				BIN2_1		
				INT19_0		
				S_DATA1_0		
37	27	22	J1	P33	L	I
				FRCK0_0		
				ZIN2_1		
				S_DATA0_0		
38	28	23	H3	P34	L	K
				IC03_0		
				INT00_1		
				S_CLK_0		
39	29	24	H1	VCC	-	-
40	30	25	H5	VSS	-	-
41	31	26	H6	P35	L	K
				IC02_0		
				INT01_1		
				S_CMD_0		


Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
74	59	51	P6	P47 X1A	Q	T
75	60	52	P8	VBAT		-
76	61	53	N6	P48 VREGCTL	O	U
77	62	54	M6	P49 VWAKEUP		U
78	63	-	K5	PF0	E	K
				SCS63_0		
				FRCK1_1		
				TIOA15_1		
				INT22_1		
79	64	-	K6	PF1	E	K
				SCS62_0		
				TIOB15_1		
				INT23_1		
80	65	55	L6	P70	I	K
				ADTG_8		
				SIN1_1		
				INT06_0		
				MRDY_0		
81	66	56	J6	P71	E	I
				SOT1_1 (SDA1_1)		
				MAD00_0		
82	67	57	L8	P72	E	K
				SIN9_0		
				TIOB0_0		
				INT07_0		
				MAD01_0		
83	68	58	K8	P73	E	I
				SOT9_0 (SDA9_0)		
				TIOB1_0		
				MAD02_0		
84	69	59	J8	P74	E	I
				SCK9_0 (SCL9_0)		
				TIOB2_0		
				MAD03_0		
85	70	-	N8	PF2	L	I
				RTO10_1 (PPG10_1)		
				TIOA6_1		
				MRASX_0		
86	71	-	M8	PF3	L	K
				RTO11_1 (PPG10_1)		
				TIOB6_1		
				INT05_1		
				MCASX_0		

Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
198	166	136	D6	P6E	E	W
				ADTG_5		
				SCK4_1 (SCL4_1)		
				IC23_1		
				INT29_0		
				E_PPS		
199	-	-	-	P6D	E	I
				SCK14_1 (SCL14_1)		
				IC22_1		
				TIOB6_2		
200	-	-	-	P6C	E	I
				SOT14_1 (SDA14_1)		
				IC21_1		
				TIOA6_2		
201	-	-	-	P6B	E	K
				SIN14_1		
				IC20_1		
				TIOB7_2		
				INT14_2		
202	-	-	-	P6A	E	I
				DTTI2X_1		
				TIOA7_2		
203	-	-	-	P69	E	I
				RTO20_1 (PPG20_1)		
				TIOB14_2		
204	-	-	-	P68	E	I
				SCK13_1 (SCL13_0)		
				RTO21_1 (PPG20_1)		
				TIOA14_2		
205	-	-	-	P67	E	I
				SOT13_1 (SDA13_1)		
				RTO22_1 (PPG22_1)		
				TIOB15_2		
206	-	-	-	P66	E	K
				SIN13_1		
				RTO23_1 (PPG22_1)		
				TIOA15_2		
				INT15_2		
207	167	-	E6	P65	E	K
				RTO24_1 (PPG24_1)		
				INT28_1		
208	168	-	B5	P64	I	K
				CTS4_0		
				RTO25_1 (PPG24_1)		
				INT29_1		

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of real-time clock	211	171	139	C4
	RTCCO_1		33	-	-	-
	SUBOUT_0	Sub-clock output pin	211	171	139	C4
	SUBOUT_1		33	-	-	-
USB0	UDM0	USB ch 0 device/host D – pin	214	174	142	A3
	UDP0	USB ch 0 device/host D + pin	215	175	143	A2
	UHCONX0	USB ch 0 external pull-up control pin	211	171	139	C4
USB1	UDM1	USB ch 1 device/host D – pin	160	130	106	D14
	UDP1	USB ch 1 device/host D + pin	161	131	107	C14
	UHCONX1	USB ch 1 external pull-up control pin	155	125	101	E13
Low power consumption mode	WKUP0	Deep standby mode return signal input pin 0	158	128	104	C13
	WKUP1	Deep standby mode return signal input pin 1	14	13	10	E5
	WKUP2	Deep standby mode return signal input pin 2	70	55	47	L5
	WKUP3	Deep standby mode return signal input pin 3	212	172	140	B3
D/A converter	DA0	D/A converter ch 0 analog output pin	100	83	67	M11
	DA1	D/A converter ch 1 analog output pin	99	82	66	N11
VBAT	VREGCTL	On-board regulator control pin	76	61	53	N6
	VWAKEUP	The return signal input pin from a hibernation state	77	62	54	M6
SD I/F	S_CLK_0	SD memory card interface SD memory card clock output pin	38	28	23	H3
	S_CMD_0	SD memory card interface SD memory card command output	41	31	26	H6
	S_DATA1_0	SD memory card interface SD memory card data bus	36	26	21	H2
	S_DATA0_0		37	27	22	J1
	S_DATA3_0		42	32	27	J5
	S_DATA2_0		43	33	28	J4
	S_CD_0	SD memory card interface SD memory card detection pin	45	35	30	J2
	S_WP_0	SD memory card interface SD memory card write protection	44	34	29	J3

Type	Circuit	Remarks
G	 <p>Digital output P-ch N-ch Pull-up resistor control Digital input Standby mode control</p>	<ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>Pull-up resistor control</li> <li>Standby mode control</li> <li>Pull-up resistor: approximately 50 kΩ</li> <li><math>I_{OH} = -12 \text{ mA}</math>, <math>I_{OL} = 12 \text{ mA}</math></li> <li>When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off.</li> </ul>
H	 <p>UDP/Pxx UDM/Pxx Differential</p> <p>GPIO Digital output GPIO Digital input/output direction GPIO Digital input GPIO Digital input circuit control UDP output USB Full-speed/Low-speed control UDP input Differential input USB/GPIO select UDM input UDM output USB Digital input/output direction GPIO Digital output GPIO Digital input/output direction GPIO Digital input GPIO Digital input circuit control</p>	<p>It is possible to select either USB I/O or GPIO function.</p> <p>When the USB I/O is selected:</p> <ul style="list-style-type: none"> <li>Full-speed, low-speed control</li> </ul> <p>When the GPIO is selected:</p> <ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>Standby mode control</li> <li><math>I_{OH} = -20.5 \text{ mA}</math>, <math>I_{OL} = 18.5 \text{ mA}</math></li> </ul>

## 8. Block Diagram



**Peripheral Address Map**

Start Address	End Address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register
0x4000_1000	0x4000_FFFF		Reserved
0x4001_0000	0x4001_0FFF	APB0	Clock/reset control
0x4001_1000	0x4001_1FFF		Hardware watchdog timer
0x4001_2000	0x4001_2FFF		Software watchdog timer
0x4001_3000	0x4001_4FFF		Reserved
0x4001_5000	0x4001_5FFF		Dual-timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF	APB1	Multi-Function Timer unit 0
0x4002_1000	0x4002_1FFF		Multi-Function Timer unit 1
0x4002_2000	0x4002_2FFF		Multi-Function Timer unit 1
0x4002_3000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base timer
0x4002_6000	0x4002_6FFF		Quadrature position/revolution counter
0x4002_7000	0x4002_7FFF		A/D converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF	APB2	External interrupt controller
0x4003_1000	0x4003_1FFF		Interrupt request batch-read function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		D/A converter
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low voltage detector
0x4003_5800	0x4003_5FFF		Deep standby mode Controller
0x4003_6000	0x4003_6FFF		USB clock generator
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch counter
0x4003_B000	0x4003_BFFF		RTC/port control
0x4003_C000	0x4003_C0FF		Low-speed CR prescaler
0x4003_C100	0x4003_C7FF		Peripheral clock gating
0x4003_C800	0x4003_CFFF		Reserved
0x4003_D000	0x4003_DFFF		I <sup>2</sup> S prescaler
0x4003_E000	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External memory interface

## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings:

■ INITX = 0

This is the period when the INITX pin is at the L level.

■ INITX = 1

This is the period when the INITX pin is at the H level.

■ SPL = 0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

■ SPL = 1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

■ Input enabled

Indicates that the input function can be used.

■ Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■ Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

■ Analog input is enabled

Indicates that the analog input is enabled.

■ Trace output

Indicates that the trace function can be used.

■ GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.

■ Setting prohibition

Prohibition of a setting by specification limitation


Pin Status Type	Function Group	Power-On Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State	Deep Standby RTC mode or Deep Standby Stop mode State	Return From Deep Standby mode State	
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1	
		-	-	-	-	SPL=0	SPL=1	SPL=0	
M	Analog input selected	Hi-Z	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	
	External interrupt enable selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	
	Resource other than above selected					Hi-Z/internal input fixed at 0			
	GPIO selected					GPIO selected			
N	Analog input selected	Hi-Z	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Trace output	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	
	Resource other than above selected					Hi-Z/internal input fixed at 0			
	GPIO selected					GPIO selected			

**Multiplexed Bus Access Asynchronous SRAM Mode**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Multiplexed address delay time	$t_{ALE-CHMADV}$	MALE, MAD[24: 0]	-	0	10	ns	
Multiplexed address hold time	$t_{CHMADH}$		-	MCLK $x_n+0$	MCLK $x_n+10$	ns	

**Note:**


- When the external load capacitance  $C_L = 30 \text{ pF}$  ( $m = 0 \text{ to } 15, n = 1 \text{ to } 16$ )




**External Ready Input Timing**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 



Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
MCLK↑ MRDY input setup time	$t_{RDYI}$	MCLK, MRDY	-	19	-	ns	

## ■ When RDY is input



## ■ When RDY is released





**High-Speed Synchronous Serial (SPI = 0, SCINV = 1)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5 V$		$V_{CC} \geq 4.5 V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKx	Internal shift clock operation	4 $t_{CYCP}$	-	4 $t_{CYCP}$	-	ns
SCK $\uparrow$ →SOT delay time	$t_{SHOVI}$	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLI}$	SCKx, SINx		14	-	12.5	-	ns
SCK $\downarrow$ →SIN hold time	$t_{SLIXI}$	SCKx, SINx		12.5*	-	-	-	ns
Serial clock L pulse width	$t_{SLSH}$	SCKx		5	-	5	-	ns
Serial clock H pulse width	$t_{SHSL}$	SCKx	External shift clock operation	2 $t_{CYCP}$ - 5	-	2 $t_{CYCP}$ - 5	-	ns
SCK $\uparrow$ →SOT delay time	$t_{SHOVE}$	SCKx, SOTx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLE}$	SCKx, SINx		-	15	-	15	ns
SCK $\downarrow$ →SIN hold time	$t_{SLIXE}$	SCKx, SINx		5	-	5	-	ns
SCK fall time	$t_F$	SCKx		5	-	5	-	ns
SCK rise time	$t_R$	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:  
 No chip select: SIN4\_0, SOT4\_0, SCK4\_0  
 Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0
- When the external load capacitance  $C_L = 30 \text{ pF}$ . (For \*, when  $C_L = 10 \text{ pF}$ )

**High-Speed Synchronous Serial (SPI = 1, SCINV = 0)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5 V$		$V_{CC} \geq 4.5 V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		14	-	12.5	-	ns
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		12.5*	-	-	-	ns
SOT→SCK↓ delay time	t <sub>SOVLI</sub>	SCKx, SOTx		5	-	5	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx	External shift clock operation	2t <sub>CYCP</sub> - 5	-	2t <sub>CYCP</sub> - 5	-	ns
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		-	15	-	15	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		5	-	5	-	ns
SCK fall time	t <sub>F</sub>	SCKx		5	-	5	-	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:  
 No chip select: SIN4\_0, SOT4\_0, SCK4\_0  
 Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0
- When the external load capacitance  $C_L = 30 \text{ pF}$ . (for \*, when  $C_L = 10 \text{ pF}$ )


**12.4.13 External Input Timing**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{INH}, t_{INL}$	ADTGx	-	$2t_{CYCP}^{*1}$	-	ns	A/D converter trigger input
		FRCKx					Free-run timer input clock
		ICxx	-	-	-	-	Input capture
		DTTIXX	-	$2t_{CYCP}^{*1}$	-	ns	Waveform generator
		INT00 to INT31, NMIX	-	$2t_{CYCP} + 100^{*1}$	-	ns	External interrupt, NMI
		WKUPx		500 <sup>*2</sup>	-	ns	
		WKUPx	-	500 <sup>*3</sup>	-	ns	Deep standby wake up

1:  $t_{CYCP}$  indicates the APB bus clock cycle time except stop when in Stop mode, in Timer mode. For more information about the APB bus number to which the A/D converter, multi-function timer, and external interrupt are connected, see 8. Block Diagram in this data sheet.

2: When in Stop mode, in Timer mode

3: When in Deep Standby RTC mode, in Deep Standby Stop mode



#### 12.4.16 SD Card Interface Timing

##### Default-Speed Mode

- Clock CLK (All values are referenced to  $V_{IH}$  and  $V_{IL}$  transition points)

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Conditions	Value		Remarks
				Min	Max	
Clock frequency Data Transfer Mode	$f_{PP}$	S_CLK	$C_{CARD} \leq 10 \text{ pF}$ (1card)	0	25	MHz
Clock frequency Identification Mode	$f_{OD}$	S_CLK		0/100	400	kHz
Clock low time	$t_{WL}$	S_CLK		10	-	ns
Clock high time	$t_{WH}$	S_CLK		10	-	ns
Clock rise time	$t_{TLH}$	S_CLK		-	10	ns
Clock fall time	$t_{THL}$	S_CLK		-	10	ns


\* 0 Hz means to stop the clock. The given minimum frequency range is for cases where a continuous clock is required.

- Card Inputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Conditions	Value		Remarks
				Min	Max	
Input set-up time	$t_{ISU}$	S_CMD, S_DATA3: 0	$C_{CARD} \leq 10 \text{ pF}$ (1card)	5	-	ns
Input hold time	$t_{IH}$	S_CMD, S_DATA3: 0		5	-	ns

- Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Conditions	Value		Remarks
				Min	Max	
Output Delay time during Data Transfer Mode	$t_{ODLY}$	S_CMD, S_DATA3: 0	$C_{CARD} \leq 40 \text{ pF}$ (1card)	0	14	ns
Output Delay time during Identification Mode	$t_{ODLY}$	S_CMD, S_DATA3: 0		0	50	ns



##### Notes:

- The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the Host.
- For more information about clock frequency ( $f_{PP}$ ), see Chapter 15: SD card Interface in FM4 Family Peripheral Manual Main Part (002-04856).


**MII Transmission (100 Mbps/10 Mbps)**

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V<sup>\*1</sup>, V<sub>SS</sub> = 0V, C<sub>L</sub> = 25 pF)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Transmission clock Cycle time <sup>*2</sup>	t <sub>TXCYC</sub>	E_TCK	100 Mbps 40 ns (typical)	-	-	ns
			100 Mbps 400 ns (typical)	-	-	ns
Transmission clock High-pulse-width duty cycle	t <sub>TXCYCH</sub>	E_TCK	t <sub>TXCYCH</sub> /t <sub>TXCYC</sub>	35	65	%
Transmission clock Low-pulse-width duty cycle	t <sub>TXCYCL</sub>	E_TCK	t <sub>TXCYCL</sub> /t <sub>TXCYC</sub>	35	65	%
TXCK ↑ → Transmitted data delay time	t <sub>MIITX</sub>	E_TX03, E_TX02, E_TX01, E_TX00, E_TXEN	-	-	24	ns

\*1: When ETHV = 4.5V to 5.5V, it is recommended to add a series resistor at the output pin to suppress the output current.

\*2: The transmission clock is fixed to 25 MHz or 2.5 MHz in the MII specifications. The clock accuracy should meet the PHY-device specifications.



## 12.11 Standby Recovery Time

### 12.11.1 Recovery Cause: Interrupt/WKUP

The time from the interrupt occurring to the time of program operation start is shown.


#### Recovery Count Time

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
Sleep mode	tICNT	HCLKx1		μs	
High-speed CR Timer mode		40	80	μs	
Main Timer mode		450	900	μs	
PLL Timer mode		896	1136	μs	
Low-speed CR Timer mode		316	581	μs	
Sub Timer mode		270	540	μs	
RTC mode		365	667	μs	without RAM retention
Stop mode (High-speed CR/Main/PLL Run mode return)		365	667	μs	with RAM retention
RTC mode Stop mode (Low-speed CR/sub Run mode return)					
Deep Standby RTC mode with RAM retention					
Deep Standby Stop mode with RAM retention					

\*: The maximum value depends on the built-in CR accuracy.

#### Example of Standby Recovery Operation (when in External Interrupt Recovery\*)



\*: External interrupt is set to detecting fall edge.

## 13. Ordering Information

Part Number	Flash	RAM	Crypto	Package
S6E2C28H0AGV2000A	1 MB	128 KB	N/A	Plastic LQFP (0.5 mm pitch), 144 pin (LQS144)
S6E2C29H0AGV2000A	1.5 MB	192 KB	N/A	
S6E2C2AH0AGV2000A	2 MB	256 KB	N/A	
S6E2C28IHAGV2000A	1 MB	128 KB	Yes	
S6E2C29IHAGV2000A	1.5 MB	192 KB	Yes	
S6E2C2AHHAGV2000A	2 MB	256 KB	Yes	
S6E2C28J0AGV2000A	1 MB	128 KB	N/A	
S6E2C29J0AGV2000A	1.5 MB	192 KB	N/A	
S6E2C2AJ0AGV2000A	2 MB	256 KB	N/A	
S6E2C28JHAGV2000A	1 MB	128 KB	Yes	
S6E2C29JHAGV2000A	1.5 MB	192 KB	Yes	Plastic LQFP (0.5 mm pitch), 176 pin (LQP176)
S6E2C2AJHAGV2000A	2 MB	256 KB	Yes	
S6E2C28J0AGB1000A	1 MB	128 KB	N/A	
S6E2C29J0AGB1000A	1.5 MB	192 KB	N/A	
S6E2C2AJ0AGB1000A	2 MB	256 KB	N/A	
S6E2C28JHAGB1000A	1 MB	128 KB	Yes	
S6E2C29JHAGB1000A	1.5 MB	192 KB	Yes	
S6E2C2AJHAGB1000A	2 MB	256 KB	Yes	
S6E2C28L0AGL2000A	1 MB	128 KB	N/A	Plastic FBGA (0.8 mm pitch), 192 pin (LBE192)
S6E2C29L0AGL2000A	1.5 MB	192 KB	N/A	
S6E2C2AL0AGL2000A	2 MB	256 KB	N/A	
S6E2C28LHAGL2000A	1 MB	128 KB	Yes	
S6E2C29LHAGL2000A	1.5 MB	192 KB	Yes	
S6E2C2ALHAGL2000A	2 MB	256 KB	Yes	

				<p>S6E2C28LHAGL2000A, S6E2C29LHAGL2000A, S6E2C2ALHAGL2000A</p> <p>Deleted Baud rate spec for High-Speed Synchronous Serial in “12.4.12 CSIO(SPI) Timing”(<a href="#">Page 146-152</a>)</p> <p>Modified the expression of the “Built-in CR” and add Note in the “1. Product Lineup”(<a href="#">Page 9</a>)</p> <p>Modified typo(SCLKx_0 -&gt; SCKx_0)(<a href="#">Page 130, 132, 134, 136</a>)</p> <p>Change the name from “USB Function” to “USB Device” (<a href="#">Page 1, 8, 59</a>)</p> <p>Added Maximum Access size in “Features”(<a href="#">Page 1</a>)</p> <p>Updated IO circuit (type A) (<a href="#">Page 63</a>)</p>
--	--	--	--	---