

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CSI0, EBI/EMI, Ethernet, I²C, LINbus, SD, SPI, UART/USART, USB
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	190
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	216-LQFP
Supplier Device Package	216-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c28l0agl2000a

Multi-function Serial Interface (Max 16 channels)

- Separate 64 byte receive and transmit FIFO buffers for channels 0 to 7.
- Operation mode is selectable for each channel from the following:
 - UART
 - CSIO (SPI)
 - LIN
 - I²C
- UART
 - Full-duplex double buffer
 - Selection with or without parity supported
 - Built-in dedicated baud rate generator
 - External clock available as a serial clock
 - Various error detect functions available (parity errors, framing errors, and overrun errors)
- CSIO (SPI)
 - Full-duplex double buffer
 - Built-in dedicated baud rate generator
 - Overrun error detect function available
 - Serial chip select function (ch 6 and ch 7 only)
 - Supports high-speed SPI (ch 4 and ch 6 only)
 - Data length 5 to 16-bit
- LIN
 - LIN protocol Rev.2.1 supported
 - Full-duplex double buffer
 - Master/slave mode supported
 - LIN break field generation (can change to 13- to 16-bit length)
 - LIN break delimiter generation (can change to 1- to 4-bit length)
 - Various error detect functions available (parity errors, framing errors, and overrun errors)
- I²C
 - Standard mode (Max 100 kbps)/Fast mode (Max 400 kbps) supported
 - Fast mode Plus (Fm+) (Max 1000 kbps, only for ch 3 = ch A and ch 7 = ch B) supported

DMA Controller (Eight channels)

DMA controller has an independent bus, so the CPU and DMA controller can process simultaneously.

- Eight independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 GB)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: bytes/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

DSTC (Descriptor System data Transfer Controller; 256 Channels)

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the descriptor system and, following the specified contents of the descriptor that has already been constructed on the memory, can access directly the memory/peripheral device and perform the data-transfer operation.

It supports the software activation, the hardware activation, and the chain activation functions.

A/D Converter (Max 32 channels)

- 12-bit A/D Converter
 - Successive approximation type
 - Built-in three units
 - Conversion time: 0.5 µs at 5 V
 - Priority conversion available (priority at two levels)
 - Scanning conversion mode
 - Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for priority conversion: 4 steps)

D/A Converter (Max 2 Channels)

- R-2R type
- 12-bit resolution

Base Timer (Max 16 Channels)

Operation mode is selected from the following for each channel:

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals; moreover, the port relocate function is built in. It can set the I/O port to which the peripheral function can be allocated.



- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in port-relocate function
- Up to 120 high-speed general-purpose I/O ports in 144 pin package
- Some pins 5V tolerant I/O.
See 4. Pin Descriptions and 5. I/O Circuit Type for the corresponding pins.

Table of Contents

Features.....	1
1. Product Lineup.....	8
2. Packages	9
3. Pin Assignments.....	10
4. Pin Descriptions.....	14
5. I/O Circuit Type.....	63
6. Handling Precautions	71
6.1 Precautions for Product Design.....	71
6.2 Precautions for Package Mounting.....	72
6.3 Precautions for Use Environment.....	74
7. Handling Devices	75
8. Block Diagram.....	78
9. Memory Size	79
10. Memory Map	79
11. Pin Status in Each CPU State	85
12. Electrical Characteristics	94
12.1 Absolute Maximum Ratings.....	94
12.2 Recommended Operating Conditions.....	96
12.3 DC Characteristics.....	101
12.3.1 Current Rating.....	101
12.3.2 Pin Characteristics	111
12.4 AC Characteristics.....	113
12.4.1 Main Clock Input Characteristics.....	113
12.4.2 Sub Clock Input Characteristics	114
12.4.3 Built-In CR Oscillation Characteristics.....	114
12.4.4 Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL).....	115
12.4.5 Operating Conditions of USB/Ethernet PLL · I ² S PLL (in the Case of Using Main Clock for Input Clock of PLL)	115
12.4.6 Operating Conditions of Main PLL (in the Case of Using Built-in High-speed CR Clock for Input Clock of Main PLL).....	116
12.4.7 Reset Input Characteristics	116
12.4.8 Power-On Reset Timing	117
12.4.9 GPIO Output Characteristics	117
12.4.10 External Bus Timing.....	117
12.4.11 Base Timer Input Timing.....	129
12.4.12 CSIO (SPI) Timing.....	130
12.4.13 External Input Timing.....	163
12.4.14 Quadrature Position/Revolution Counter Timing	164
12.4.15 I ² C Timing.....	167
12.4.16 SD Card Interface Timing	169
12.4.17 ETM/ HTM Timing.....	171
12.4.18 JTAG Timing.....	172
12.4.19 Ethernet-MAC Timing	173
12.4.20 I ² S Timing	178
12.4.21 High-Speed Quad SPI Timing	183
12.5 12-bit A/D Converter.....	185
12.6 12-bit D/A Converter.....	188
12.7 USB Characteristics	189
12.8 Low-Voltage Detection Characteristics	193

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Debugger	SWCLK	Serial wire debug interface clock input pin	165	135	111	A12
	SWDIO	Serial wire debug interface data input/output pin	167	137	113	B12
	SWO	Serial wire viewer output pin	168	138	114	B11
	TCK	JTAG test clock input pin	165	135	111	A12
	TDI	JTAG test data input pin	166	136	112	C12
	TDO	JTAG debug data output pin	168	138	114	B11
	TMS	JTAG test mode state input/output pin	167	137	113	B12
	TRACECLK	Trace CLK output pin of ETM/HTM	131	107	87	H12
	TRACED0	Trace data output pin of ETM/ Trace data output pin of HTM	132	108	88	H14
	TRACED1		133	109	89	G14
	TRACED2		134	110	90	H13
	TRACED3		135	111	91	H11
	TRACED4	Trace data output pin of HTM	138	112	-	G13
	TRACED5		139	113	-	F14
	TRACED6		140	114	-	G12
	TRACED7		141	115	-	G11
	TRACED8		119	-	-	-
	TRACED9		120	-	-	-
	TRACED10		121	-	-	-
	TRACED11		122	-	-	-
	TRACED12		148	-	-	-
	TRACED13		149	-	-	-
	TRACED14		150	-	-	-
	TRACED15		151	-	-	-
	TRSTX	JTAG test reset Input pin	164	134	110	B13

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi- Function Serial 5	SIN5_0	Multi-function serial interface ch 5 input pin	147	121	97	F13
	SIN5_1		170	140	-	D11
	SOT5_0 (SDA5_0)	Multi-function serial interface ch 5 output pin.	146	120	96	F12
	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	171	141	-	B10
	SCK5_0 (SCL5_0)	Multi-function serial interface ch 5 clock I/O pin.	145	119	95	F11
	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	172	142	-	C10
	CTS5_0	Multi-function serial interface ch 5 CTS input pin	144	118	94	F10
	CTS5_1		173	143	-	D10
	RTS5_0	Multi-function serial interface ch 5 RTS output pin	143	117	93	G9
	RTS5_1		174	144	-	B9
Multi- Function Serial 6	SIN6_0	Multi-function serial interface ch 6 input pin	96	79	63	L10
	SIN6_1		117	97	81	K14
	SOT6_0 (SDA6_0)	Multi-function serial interface ch 6 output pin.	97	80	64	K10
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	118	98	82	K11
	SCK6_0 (SCL6_0)	Multi-function serial interface ch 6 clock I/O pin.	98	81	65	M10
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I ² C (operation mode 4).	126	102	-	J10
	SCS60_0	Multi-function serial interface ch 6 chip select 0 input/output pin	99	82	66	N11
	SCS60_1		127	103	-	J9
	SCS61_0	Multi-function serial interface ch 6 chip select1 input/output pin	100	83	67	M11
	SCS61_1		128	104	-	H10
	SCS62_0	Multi-function serial interface ch 6 chip select2 input/output pin	79	64	-	K6
	SCS62_1		129	105	-	J14
	SCS63_0	Multi-function serial interface ch 6 chip select3 input/output pin	78	63	-	K5
	SCS63_1		119	-	-	-

Type	Circuit	Remarks
O	 <p>Pull-up resistor control Digital output Digital output Digital input</p>	<ul style="list-style-type: none"> CMOS level output CMOS level hysteresis input 5V tolerant Pull-up resistor control Pull-up resistor: approximately 50 kΩ $I_{OH} = -4 \text{ mA}$, $I_{OL} = 4 \text{ mA}$ Available to control of PZR register (pseudo-open drain control) For PZR registers, refer to GPIO in the "FM4 Family Peripheral Manual Main Part (002-04856)". For I/O setting, refer to VBAT Domain in the "FM4 Family Peripheral Manual Main Part (002-04856).".
P	 <p>Pull-up resistor control Digital output Digital output Digital input Standby mode control OSC</p>	<ul style="list-style-type: none"> CMOS level output CMOS level hysteresis input Pull-up resistor control Pull-up resistor: approximately 50 kΩ $I_{OH} = -4 \text{ mA}$, $I_{OL} = 4 \text{ mA}$ For I/O setting, refer to VBAT Domain in the "FM4 Family Peripheral Manual Main Part (002-04856).".

Notes on Power-on

Turn power on/off in the following order or at the same time. The device operates normally after all power on.

VBAT only Power-on is possible when VBAT and VCC turns Power-on and Hibernation control is setting and then VCC turns Power-off. About Hibernation control, see Chapter 7-2: VBAT Domain(B) in FM4 Family Peripheral Manual Main Part(002-04856).

Turning on: VBAT → VCC → USBVCC0
VBAT → VCC → USBVCC1
VBAT → VCC → ETHVCC
VCC → AVCC → AVRH
Turning off: AVRH → AVCC → VCC
ETHVCC → VCC → VBAT
USBVCC1 → VCC → VBAT
USBVCC0 → VCC → VBAT

Serial Communication

There is a possibility of receiving incorrect data as a result of noise or other issues introduced by the serial communication. Take care to design the printed circuit board to minimize noise.

Consider the case of introducing error as a result of noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Characteristics within the Product Line

The electric characteristics including power consumption, ESD, latch-up, noise, and oscillation differ among members of the product line because chip layout and memory structures are not the same; for example, different sizes, flash versus ROM, etc. If you are switching to a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

Pin Doubled As Debug Function

The pin doubled as TDO/TMS/TDI/TCK/TRSTX, SWO/SWDIO/SWCLK should be used as output only. Do not use as input.

12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage *1,*2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (for USB) *1,*3	USBV _{CC0}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (for USB) *1,*3	USBV _{CC1}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (for Ethernet-MAC) *1,*4	ETHV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (VBAT) *1,*5	V _{BAT}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage *1,*6	A _{VCC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage *1,*6	A _{VRH}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Input voltage *1	V _I	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	Except for USB and Ethernet-MAC pin
		V _{SS} - 0.5	USBV _{CC0} + 0.5 (≤ 6.5 V)	V	USB ch 0 pin
		V _{SS} - 0.5	USBV _{CC1} + 0.5 (≤ 6.5 V)	V	USB ch 1 pin
		V _{SS} - 0.5	ETHV _{CC} + 0.5 (≤ 6.5 V)	V	Ethernet-MAC Pin
		V _{SS} - 0.5	V _{SS} + 6.5	V	5V tolerant
Analog pin input voltage *1	V _{IA}	V _{SS} - 0.5	A _{VCC} + 0.5 (≤ 6.5 V)	V	
Output voltage *1	V _O	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
L level maximum output current *7	I _{OL}	-	10	mA	4 mA type
			20	mA	8 mA type
			20	mA	10 mA type
			20	mA	12 mA type
			22.4	mA	I ² C Fm+
L level average output current *8	I _{OLAV}	-	4	mA	4 mA type
			8	mA	8 mA type
			10	mA	10 mA type
			12	mA	12 mA type
			20	mA	I ² C Fm+
L level total maximum output current	ΣI _{OL}	-	100	mA	
L level total maximum output current *9	ΣI _{OLAV}	-	50	mA	
H level maximum output current *7	I _{OH}	-	- 10	mA	4 mA type
			- 20	mA	8 mA type
			- 20	mA	10 mA type
			- 20	mA	12 mA type
H level average output current *8	I _{OHAV}	-	- 4	mA	4 mA type
			- 8	mA	8 mA type
			- 10	mA	10 mA type
			- 12	mA	12 mA type
			- 100	mA	
H level total average output current *9	ΣI _{OH}	-	- 50	mA	
Power consumption	P _D	-	200	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

*1: These parameters are based on the condition that V_{SS} = A_{VSS} = 0.0 V.

*2: V_{CC} must not drop below V_{SS} - 0.5 V.

*3: USBV_{CC0}, USBV_{CC1} must not drop below V_{SS} - 0.5 V.

*4: ETHV_{CC} must not drop below V_{SS} - 0.5 V.

*5: V_{BAT} must not drop below V_{SS} - 0.5 V.

Calculation Method of Power Dissipation (Pd)

The power dissipation is shown in the following formula.

$$P_d = V_{CC} \times I_{CC} + \sum (I_{OL} \times V_{OL}) + \sum ((V_{CC}-V_{OH}) \times (-I_{OH}))$$

I_{OL} : L level output current

I_{OH} : H level output current

V_{OL} : L level output voltage

V_{OH} : H level output voltage

I_{CC} is the current drawn by the device.

It can be analyzed as follows.

$$I_{CC} = I_{CC} (\text{INT}) + \sum I_{CC} (\text{IO})$$

$I_{CC} (\text{INT})$: Current drawn by internal logic and memory, etc. through the regulator

$\sum I_{CC} (\text{IO})$: Sum of current (I/O switching current) drawn by the output pin

For I_{CC} (INT), it can be anticipated by (1) Current Rating in 12.3. DC Characteristics (This rating value does not include I_{CC} (IO) for a value at pin fixed).

For I_{CC} (IO), it depends on system used by customers.

The calculation formula is shown below.

$$I_{CC} (\text{IO}) = (C_{INT} + C_{EXT}) \times V_{CC} \times f_{SW}$$

C_{INT} : Pin internal load capacitance

C_{EXT} : External load capacitance of output pin

f_{SW} : Pin switching frequency

Parameter	Symbol	Conditions	Capacitance Value
Pin internal load capacitance	C_{INT}	4 mA type	1.93 pF
		8 mA type	3.45 pF
		12 mA type	3.42 pF

Calculate I_{CC} (Max) as follows when the power dissipation can be evaluated by yourself:

Measure current value I_{CC} (Typ) at normal temperature (+25°C).

Add maximum leakage current value I_{CC} (leak_max) at operating on a value in (1).

$$I_{CC}(\text{Max}) = I_{CC} (\text{Typ}) + I_{CC} (\text{leak_max})$$

Parameter	Symbol	Conditions	Current Value
Maximum leakage current at operating	$I_{CC} (\text{leak_max})$	$T_J = +125^\circ\text{C}$	79.2 mA
		$T_J = +105^\circ\text{C}$	39.4 mA
		$T_J = +85^\circ\text{C}$	26.5 mA

12.3 DC Characteristics

12.3.1 Current Rating

Table 12-1 Typical and Maximum Current Consumption in Normal Operation (PLL), Code Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Enabled)

Parameter	Symbol	Pin Name	Conditions	Frequency ^{*4}	Value		Unit	Remarks
					Typ ^{*1}	Max ^{*2}		
Power supply current	I _{CC}	V _{CC}	Normal operation *7, *8 (PLL)	*5	200 MHz	117	224	mA
					192 MHz	113	219	mA
					180 MHz	106	211	mA
				*6	160 MHz	95	197	mA
					144 MHz	86	186	mA
					120 MHz	73	169	mA
					100 MHz	61	155	mA
					80 MHz	50	140	mA
					60 MHz	39	126	mA
					40 MHz	27	112	mA
					20 MHz	16	97	mA
					8 MHz	8.7	88.9	mA
					4 MHz	6.4	86.1	mA
				*5	200 MHz	71	168	mA
					192 MHz	68	165	mA
					180 MHz	64	159	mA
					160 MHz	58	151	mA
					144 MHz	52	144	mA
					120 MHz	44	134	mA
				*6	100 MHz	38	126	mA
					80 MHz	31	117	mA
					60 MHz	24	109	mA
					40 MHz	17	100	mA
					20 MHz	10	91	mA
					8 MHz	6.3	86.1	mA
					4 MHz	5.0	84.5	mA

*1: T_A = +25°C, V_{CC} = 3.3 V

*2: T_J = +125°C, V_{CC} = 5.5 V

*3: When all ports are fixed

*4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

*5: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 1)

*6: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 1)

*7: Firmware being executed during data collection for this table is not being accessed from the MainFlash memory."

*8: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

Table 12-10 Typical and Maximum Current Consumption in Low-voltage Detection Circuit, Main Flash Memory Write/erase

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}	VCC	At operation	-	4	7	µA	For occurrence of interrupt
MainFlash memory write/erase current	I _{CCFLASH}		At write/erase	-	13.4	15.9	mA	*1

*1: When programming or erase in flash memory, Flash Memory Write/Erase current (I_{CCFLASH}) is added to the Power supply current (I_{cc}).

Peripheral Current Dissipation


Clock system	Peripheral	Unit	Frequency (MHz)			Unit	Remarks
			50	100	200		
HCLK	GPIO	All ports	0.39	0.81	1.56	mA	
	DMAC	-	0.99	1.97	3.82		
	DSTC	-	0.73	1.49	2.86		
	External bus I/F	-	0.25	0.48	0.97		
	SD card I/F	-	0.74	1.47	2.90		
	USB	1 ch	0.48	0.95	1.89		
	Ethernet-MAC	-	1.85	3.63	7.20		
	I ² S	-	0.51	1.02	1.99		
	High-Speed Quad SPI	-	0.48	0.97	1.49		
PCLK1	Programmable CRC	-	0.05	0.10	0.22	mA	
	Base timer	4 ch	0.21	0.42	0.83		
	Multi-functional timer/PPG	1 unit/4 ch	0.83	1.65	3.25		
	Quadrature position/revolution counter	1 unit	0.07	0.13	0.27		
PCLK2	A/D converter	1 unit	0.31	0.60	1.17	mA	
PCLK2	Multi-function serial	1 ch	0.41	0.81	-		



Separate Bus Access Synchronous SRAM Mode
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$



Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Address delay time	t_{AV}	MCLK, MAD[24: 0]	-	1	9	ns	
MCSX delay time	t_{CSL}	MCLK, MCSX[7: 0]	-	1	9	ns	
	t_{CSH}		-	1	9	ns	
MOEX delay time	t_{REL}	MCLK, MOEX	-	1	9	ns	
	t_{REH}		-	1	9	ns	
Data set up →MCLK ↑ time	t_{DS}	MCLK, MADATA[31: 0]	-	19	-	ns	
MCLK ↑ → Data hold time	t_{DH}	MCLK, MADATA[31: 0]	-	0	-	ns	
MWEX delay time	t_{WEL}	MCLK, MWEX	-	1	9	ns	
	t_{WEH}		-	1	9	ns	
MDQM[1: 0] delay time	t_{DQML}	MCLK, MDQM[3: 0]	-	1	9	ns	
	t_{DQMH}		-	1	9	ns	
MCLK ↑ → Data output time	t_{ODS}	MCLK, MADATA[31: 0]	-	MCLK+1	MCLK+18	ns	
MCLK ↑ → Data hold time	t_{OD}	MCLK, MADATA[31: 0]	-	1	18	ns	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$



NAND Flash Address Write

NAND Flash Command Write




When Using Synchronous Serial Chip Select (SCINV = 0, CSLVL = 1)
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	$V_{CC} < 4.5 \text{ V}$		$V_{CC} \geq 4.5 \text{ V}$		Unit
			Min	Max	Min	Max	
$SCS\downarrow \rightarrow SCK\downarrow$ setup time	t _{CS1}	Internal shift clock operation	([*] 1)-50	([*] 1)+0	([*] 1)-50	([*] 1)+0	ns
$SCK\uparrow \rightarrow SCS\uparrow$ hold time	t _{CSH1}		([*] 2)+0	([*] 2)+50	([*] 2)+0	([*] 2)+50	ns
SCS deselect time	t _{CSDI}		([*] 3)-50 +5t _{CYCP}	([*] 3)+50 +5t _{CYCP}	([*] 3)-50 +5t _{CYCP}	([*] 3)+50 +5t _{CYCP}	ns
$SCS\downarrow \rightarrow SCK\downarrow$ setup time	t _{CSSE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
$SCK\uparrow \rightarrow SCS\uparrow$ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
$SCS\downarrow \rightarrow SOT$ delay time	t _{DSE}		-	40	-	40	ns
$SCS\uparrow \rightarrow SOT$ delay time	t _{DEE}		0	-	0	-	ns


(^{*}1): CSSU bit value \times serial chip select timing operating clock cycle [ns]

(^{*}2): CSHD bit value \times serial chip select timing operating clock cycle [ns]

(^{*}3): CSDS bit value \times serial chip select timing operating clock cycle [ns]

Notes:

- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.





12.4.17 ETM/ HTM Timing
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Data hold	t_{ETMH}	TRACECLK, TRACED[15: 0]	$V_{CC} \geq 4.5 \text{ V}$	2	9	ns	
			$V_{CC} < 4.5 \text{ V}$	2	15		
TRACECLK frequency	$1/t_{TRACE}$	TRACECLK	$V_{CC} \geq 4.5 \text{ V}$		50	MHz	
			$V_{CC} < 4.5 \text{ V}$		32	MHz	
TRACECLK clock cycle	t_{TRACE}		$V_{CC} \geq 4.5 \text{ V}$	20	-	ns	
			$V_{CC} < 4.5 \text{ V}$	31.25	-	ns	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$.





(Equation 1) $ts \geq (RAIN + R_{ext}) \times CAIN \times 9$

ts: Sampling time

$RAIN$: Input resistance of A/D = 1.2 k Ω at 4.5 V $\leq AV_{CC} \leq$ 5.5 V

Input resistance of A/D = 1.8 k Ω at 2.7 V $\leq AV_{CC} <$ 4.5 V

$CAIN$: Input capacity of A/D = 12.05 pF at 2.7 V $\leq AV_{CC} \leq$ 5.5 V

R_{ext} : Output impedance of external circuit


(Equation 2) $tc = t_{CCK} \times 14$

tc: Compare time


t_{CCK} : Compare clock cycle

*6: USB Full-speed connection is performed via twisted-pair cable shield with $90\ \Omega \pm 15\%$ characteristic impedance (differential mode).

USB standard defines that the output impedance of the USB driver must be in the range from $28\ \Omega$ to $44\ \Omega$. So, a discrete series resistor (R_s) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with $25\ \Omega$ to $30\ \Omega$ (recommended value $27\ \Omega$) series resistor R_s .



*7: They indicate rise time (T_{RISE}) and fall time (T_{FALL}) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.



Note:

- See *Low-Speed Load (Compliance Load)* for conditions of external load.

12.11 Standby Recovery Time

12.11.1 Recovery Cause: Interrupt/WKUP

The time from the interrupt occurring to the time of program operation start is shown.


Recovery Count Time

($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$)

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
Sleep mode	tICNT	HCLKx1		μs	
High-speed CR Timer mode		40	80	μs	
Main Timer mode		450	900	μs	
PLL Timer mode		896	1136	μs	
Low-speed CR Timer mode		316	581	μs	
Sub Timer mode		270	540	μs	
RTC mode		365	667	μs	without RAM retention
Stop mode (High-speed CR/Main/PLL Run mode return)		365	667	μs	with RAM retention
RTC mode Stop mode (Low-speed CR/sub Run mode return)					
Deep Standby RTC mode with RAM retention					
Deep Standby Stop mode with RAM retention					

*: The maximum value depends on the built-in CR accuracy.

Example of Standby Recovery Operation (when in External Interrupt Recovery*)



*: External interrupt is set to detecting fall edge.

13. Ordering Information

Part Number	Flash	RAM	Crypto	Package
S6E2C28H0AGV2000A	1 MB	128 KB	N/A	Plastic LQFP (0.5 mm pitch), 144 pin (LQS144)
S6E2C29H0AGV2000A	1.5 MB	192 KB	N/A	
S6E2C2AH0AGV2000A	2 MB	256 KB	N/A	
S6E2C28IHAGV2000A	1 MB	128 KB	Yes	
S6E2C29IHAGV2000A	1.5 MB	192 KB	Yes	
S6E2C2AHHAGV2000A	2 MB	256 KB	Yes	
S6E2C28J0AGV2000A	1 MB	128 KB	N/A	
S6E2C29J0AGV2000A	1.5 MB	192 KB	N/A	
S6E2C2AJ0AGV2000A	2 MB	256 KB	N/A	
S6E2C28JHAGV2000A	1 MB	128 KB	Yes	
S6E2C29JHAGV2000A	1.5 MB	192 KB	Yes	Plastic LQFP (0.5 mm pitch), 176 pin (LQP176)
S6E2C2AJHAGV2000A	2 MB	256 KB	Yes	
S6E2C28J0AGB1000A	1 MB	128 KB	N/A	
S6E2C29J0AGB1000A	1.5 MB	192 KB	N/A	
S6E2C2AJ0AGB1000A	2 MB	256 KB	N/A	
S6E2C28JHAGB1000A	1 MB	128 KB	Yes	
S6E2C29JHAGB1000A	1.5 MB	192 KB	Yes	
S6E2C2AJHAGB1000A	2 MB	256 KB	Yes	
S6E2C28L0AGL2000A	1 MB	128 KB	N/A	Plastic FBGA (0.8 mm pitch), 192 pin (LBE192)
S6E2C29L0AGL2000A	1.5 MB	192 KB	N/A	
S6E2C2AL0AGL2000A	2 MB	256 KB	N/A	
S6E2C28LHAGL2000A	1 MB	128 KB	Yes	
S6E2C29LHAGL2000A	1.5 MB	192 KB	Yes	
S6E2C2ALHAGL2000A	2 MB	256 KB	Yes	