

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CSIO, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, SD, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c29h0agv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### Multi-function Serial Interface (Max 16 channels)

- Separate 64 byte receive and transmit FIFO buffers for channels 0 to 7.
- Operation mode is selectable for each channel from the following:
   UART
  - □ CSIO (SPI) □ LIN □ I<sup>2</sup>C

#### **■**UART

- □ Full-duplex double buffer
- □ Selection with or without parity supported
- □ Built-in dedicated baud rate generator
- External clock available as a serial clock
- Various error detect functions available (parity errors, framing errors, and overrun errors)

#### ■CSIO (SPI)

- Full-duplex double buffer
- Built-in dedicated baud rate generator
- □ Overrun error detect function available
- □ Serial chip select function (ch 6 and ch 7 only)
- □ Supports high-speed SPI (ch 4 and ch 6 only)
- □ Data length 5 to 16-bit

#### ■LIN

- □ LIN protocol Rev.2.1 supported
- □ Full-duplex double buffer
- □ Master/slave mode supported
- □ LIN break field generation (can change to 13- to 16-bit length)
- □ LIN break delimiter generation (can change to 1- to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

#### ■I<sup>2</sup>C

- □ Standard mode (Max 100 kbps)/Fast mode (Max 400 kbps) supported
- $\square$  Fast mode Plus (Fm+) (Max 1000 kbps, only for ch 3 = ch A and ch 7 = ch B) supported

# **DMA Controller (Eight channels)**

DMA controller has an independent bus, so the CPU and DMA controller can process simultaneously.

- Eight independently configured and operated channels
- Transfer can be started by software or request from the builtin peripherals
- Transfer address area: 32-bit (4 GB)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: bytes/half-word/word
- ■Transfer block count: 1 to 16
- ■Number of transfers: 1 to 65536

# DSTC (Descriptor System data Transfer Controller; 256 Channels)

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the descriptor system and, following the specified contents of the descriptor that has already been constructed on the memory, can access directly the memory/peripheral device and perform the data-transfer operation.

It supports the software activation, the hardware activation, and the chain activation functions.

#### A/D Converter (Max 32 channels)

- ■12-bit A/D Converter
- □ Successive approximation type
- □ Built-in three units
- □ Conversion time: 0.5 µs at 5 V
- □ Priority conversion available (priority at two levels)
- □ Scanning conversion mode
- □ Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for priority conversion: 4 steps)

# D/A Converter (Max 2 Channels)

- ■R-2R type
- 12-bit resolution

#### **Base Timer (Max 16 Channels)**

Operation mode is selected from the following for each channel:

- 16-bit PWM timer
- 16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

#### **General Purpose I/O Port**

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals; moreover, the port relocate function is built in. It can set the I/O port to which the peripheral function can be allocated.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- ■Built-in port-relocate function
- Up to 120 high-speed general-purpose I/O ports in 144 pin package
- Some pins 5V tolerant I/O. See 4. Pin Descriptions and 5. I/O Circuit Type for the corresponding pins.



$ \begin{array}{c c c c c c c } \hline \text{LQQ216} & \text{LQP176} & \text{LQS144} & \text{LBE192} & \text{PR1 Mailes} & \text{Urgent Type} \\ \hline \text{Type} \\ \hline \text{ToBs} $		Pin N	umber		<b>D</b> . N.	I/O	Pin State	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10	10	-	F2		F	1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	10	10						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	11	11	-	E3		E	I	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						-		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10	10		<b>F</b> 4		-	1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	12	12	-	⊑4			I	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	10						1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	13	-	-	-			I	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	14	13	10	E5		1	Q	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	15	14	11	F1		N	I	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10	17						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	16	15	12	12 F2 (SCL7_0) IC23_0	N	I		
Initial         Initial         Initial         MADATA10_0         Initial         MADATA10_0         Initial         MADATA10_0         Initial         MADATA10_0         Initial         Mapping         Mapping <td>-</td> <td>_</td> <td></td> <td>· · · · ·</td> <td>1</td> <td></td>	-	_			· · · · ·	1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					PAB			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						]		
Image: mark matrix of the image with the image withe image with the image with the image with the image	17	16	13	F3	FRCK2_0	E	К	
$18  17  14  F4  F4  \frac{PAC}{SCS71_0} \\ + 1008_0 \\ - 1008_0 \\$					INT03_0			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					MADATA11_0			
18       17       14       F4       TIOB8_0 AIN3_0 MADATA12_0       E       I         19       -       -       -       P54 SIN15_1 RTO04_1 (PPG04_1))       E       K         19       -       -       -       (PPG04_1) INT00_2       E       K								
AIN3_0           MADATA12_0           MADATA12_0           P54           SIN15_1           RTO04_1           (PPG04_1)           TIOA10_2           INT00_2					SCS71_0			
AIN3_0           MADATA12_0           P54           SIN15_1           RTO04_1           (PPG04_1)           TIOA10_2           INT00_2	18	17	14	F4	TIOB8_0	E	I	
19 <u>- (PPG04_1)</u> <u>TIOA10_2</u> <u>INT00_2</u>					AIN3_0			
19 <u>P54</u> <u>SIN15_1</u> <u>RTO04_1</u> (PPG04_1) E K <u>TIOA10_2</u> INT00_2					MADATA12_0	1		
19 <u>RTO04_1</u> (PPG04_1) E K <u>TIOA10_2</u> INT00_2					P54			
19 <u>(PPG04_1)</u> E K <u>TIOA10_2</u> INT00_2					SIN15_1	]		
19 <u>(PPG04_1)</u> E K <u>TIOA10_2</u> INT00_2				-	RTO04_1	]		
INT00_2	19	-	-			E	К	
							]	
MADATA20 0								
					MADATA20_0	]		




	Pin N	umber			I/O	Pin State
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре
				P36		
42	32	27	J5	IC01_0	- L	к
72	02	21	00	INT02_1		
				S_DATA3_0		
				P37	_	
43	33	28	J4	IC00_0	L	К
_		_	-	INT03_1	_	
				S_DATA2_0		
				P38 ADTG_2	-	
44	34	29	J3	DTTIOX_0	E	I
				DT110X_0 S_WP_0		
				P39		
				SIN2_1	_	
				RTO00_0	-	
				(PPG00_0)		
45	35	30	J2	TIOA0_1	G	к
10	00	00	02	AIN3_1	1	
				INT16_1		
				S_CD_0	-	
				MAD24_0	-	
				P3A		
				SOT2_1		
				(SDA2_1)		
				RTO01_0		
46	36	31	K1	(PPG00_0)	G	К
				TIOA1_1		
				BIN3_1	-	
				INT17_1		
				MAD23_0		
				P3B	_	
				SCK2_1		
				(SCL2_1)	_	
				RTO02_0		
47	37	32	K2	(PPG02_0) TIOA2_1	G	К
				ZIN3_1	-	
				INT18_1	_	
				MAD22_0	-	
				MNALE_0	-	
				P3C		
				SIN13_0	1	
				RTO03_0	1	
40	20	22	KO	(PPG02_0)		K
48	38	33	K3	TIOA3_1	G	К
				INT19_1		
				MAD21_0		
				MNCLE_0		
				P3D		
				SOT13_0		
			K4	(SDA13_0)	4	
49	39	34		RTO04_0	G	I
				(PPG04_0)	4	I
				TIOA4_1	4	
				MAD20_0	4	
				MNWEX_0		



	Pin N	umber			.i/O	Pin State
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре
				P79		
				SOT6_0		_
97	80	64	K10	(SDA6_0) IC11_0	_ L	I
				MAD08_0		
				P7A		
				SCK6_0	_	
98	81	65	M10	(SCL6_0)	L	I
				IC12_0		
				MAD09_0		
				P7B DA1	_	
99	82	66	N11	SCS60_0	R	J
00	02	00		IC13_0		U U
				INT22_0		
				P7C		
100	83	67	M11	DA0	R	J
				SCS61_0		
				INT04_1 PFA		
				SCK7_1	_	
101	-	-	-	(SCL7_1)	E	I
				IC11_1		
				ZIN1_1		
			PFB	_		
100				SOT7_1	-	IZ.
102	-	-	-	(SDA7_1) IC12_1	E	К
				INT07_2	-	
				PFC		
103	-	_	_	SIN7_1	Ε	к
105		_	_	IC13_1		IX IX
				INT06_2		
104	84	68	N13	PE0 MD1	- C	E
105	95	60	N12	MD1 MD0	1	D
105	85	69	N12		J	
106	86	70	P12	PE2 X0	A	A
				PE3	· .	_
107	87	71	P13	X1	A	В
108	88	72	N14	VSS	-	-
109	89	73	M14	VCC	-	-
110	90	74	M13	AVCC	-	-
111	91	75	M12	AVSS	-	-
112	92	76	L13	AVRL	-	-
113	93	77	L12	AVRH	-	-
				P10	1	
				AN00		
114	94	78	L11	SIN10_0	F	М
				TIOA0_2		IVI
				AIN0_2 INT08_0	-	
		l	l			I



	Pin N	umber		D' N	I/O	Pin State			
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре			
				P17					
				AN07					
125	101	85	J11	SCK11_0	F	L			
120	101	00	011	(SCL11_0)		-			
				TIOB2_2	_				
				ZIN1_2					
				PB0	_				
				AN16					
126	102	-	J10	SCK6_1	F	L			
				(SCL6_1)	-				
				TIOA9_1					
				PB1	-				
407	103		10	AN17					
127	103	-	J9	SCS60_1	F	М			
				TIOB9_1	-				
				INT08_1					
				PB2	-				
400	104		140	AN18					
128	104	-	H10	SCS61_1	F	М			
				TIOA10_1	-				
				INT09_1					
				PB3	-				
129	105	-	J14	AN19 SCS62_1	F	L			
				TIOB10_1	-				
			P18						
				AN08	-				
130	106	86	H9 SIN2_0 F		М				
150	100	100	100	100	80	113	TIOA3_2	Г	171
				INT10_0	-				
				P19					
				AN09	-				
				SOT2_0	-				
131	107	87	H12	(SDA2_0)	F	0			
101	107	07	1112	TIOB3_2		Ũ			
				INT24_1					
				TRACECLK	-				
				P1A					
				AN10					
400	400		114.4	SCK2_0	1 _	N			
132	108	88	H14	(SCL2_0)	F	N			
				TIOA4_2					
				TRACED0					
				P1B					
				AN11					
133	109	89	G14	SIN12_0	F	0			
100	103			TIOB4_2					
				INT11_0	_				
				TRACED1					
				P1C	4				
				AN12	4				
134	110	90	H13	SOT12_0	F	Ν			
				(SDA12_0)					
				TIOA5_2	4				
				TRACED2					





					umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	P30		34	24	-	G6
	P31		35	25	-	H4
	P32		36	26	21	H2
	P33		37	27	22	J1
	P34		38	28	23	H3
	P35		41	31	26	H6
	P36		42	32	27	J5
	P37	General-purpose I/O port 3	43	33	28	J4
	P38		44	34	29	J3
	P39		45	35	30	J2
	P3A		46	36	31	K1
	P3B		47	37	32	K2
	P3C		48	38	33	K3
	P3D	-	49	39	34	K4
GPIO	P3E		50	40	35	L1
GPIO	P40		56	46	38	N2
	P41		57	47	39	N3
	P42		58	48	40	M3
	P43		59	49	41	L4
	P44		60	50	42	M4
	P45		61	51	43	N4
	P46		73	58	50	P5
	P47	General-purpose I/O port 4	74	59	51	P6
	P48	]	76	61	53	N6
	P49	]	77	62	54	M6
	P4A	]	65	-	-	-
	P4B	]	66	-	-	-
	P4C	]	67	-	-	-
	P4D	]	68	-	-	-
	P4E	]	69	-	-	-



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	SIN3_0	Multi-function serial interface ch 3	25	20	17	G2
	SIN3_1	input pin	56	46	38	N2
	SOT3_0 (SDA3_0)	Multi-function serial interface ch 3 output pin.	24	19	16	F6
Multi- Function Serial 3	SOT3_1 (SDA3_1)	This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	57	47	39	N3
	SCK3_0 (SCL3_0)	Multi-function serial interface ch 3 clock I/O pin.	23	18	15	F5
SCK3_1 (SCL3_1)	This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	58	48	40	M3	
	SIN4_0	Multi-function serial interface ch 4	212	172	140	B3
	SIN4_1	input pin	193	161	131	D7
	SOT4_0 (SDA4_0)	Multi-function serial interface ch 4 output pin.	211	171	139	C4
	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	192	160	130	A6
Multi- Function	SCK4_0 (SCL4_0)	Multi-function serial interface ch 4 clock I/O pin.	210	170	138	B4
Serial 4	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	198	166	136	D6
	CTS4_0	Multi-function serial interface ch 4	208	168	-	B5
	CTS4_1	CTS input pin	197	165	135	C6
	RTS4_0	Multi-function serial interface ch 4	209	169	137	C5
	RTS4_1	RTS output pin	194	162	132	E7



# Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### **Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent this, do the following:

- 1. Avoid exposure to rapid temperature changes, which can cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
- 3. When Dry Packages are opened, it is recommended to have humidity between 40% and 70%.
- 4. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in these aluminum laminate bags for storage.
- 5. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

#### **Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons, and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, and the use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.



		Pin			<b>-</b> *4	Va	alue		D I
Parameter	Symbol	Name	Conditions		Frequency*4	Typ* <sup>1</sup>	Max* <sup>2</sup>	Unit	Remarks
			Normal operation *6, *7	*5	4 MHz	4.7	84.9	mA	*3 When all peripheral clocks are on
			(main oscillation)	5	1 101112	3.9	83.8	mA	*3 When all peripheral clocks are off
		Normal operation *6	*5	4 MHz	3.0	83.2	mA	*3 When all peripheral clocks are on	
Power	lcc	VCC	(built-in High-speed CR)	Ū		2.1	82.0	mA	*3 When all peripheral clocks are off
supply current		100	Normal operation	*5	32 kHz	0.78	80.37	mA	*3 When all peripheral clocks are on
			*6, *8 (sub oscillation)	5	52 KHZ	0.77	80.36	mA	*3 When all peripheral clocks are off
			Normal operation *6	*5	(00)	0.81	80.39	mA	*3 When all peripheral clocks are on
			(built-in low-speed CR)	5	100 kHz	0.78	80.38	mA	*3 When all peripheral clocks are off

# Table 12-4 Typical and Maximum Current Consumption in Normal Operation (Other Than PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-cycle Mode and Read Access 0 Wait)

\*1: T<sub>A</sub> = +25°C, V<sub>CC</sub> = 3.3 V

\*2: T<sub>J</sub> = +125°C, V<sub>CC</sub> = 5.5 V

\*3: When all ports are fixed

\*4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2

\*5: When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

\*6: With data access to a MainFlash memory.

\*7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

\*8: When using the crystal oscillator of 32 Hz (including the current consumption of the oscillation circuit)



# Separate Bus Access Asynchronous SRAM Mode

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)


Devenueter	Cumple of	Din Nome	Conditions	Va	lue	l la it	Domorko
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
MOEX Minimum pulse width	toew	MOEX	-	MCLK×n-3	-	ns	
$\begin{array}{l} MCSX \downarrow \rightarrow Address \\ output \ delay \ time \end{array}$	tcsl-av	MCSX[7: 0], MAD[24: 0]	-	-9	+9	ns	
MOEX ↑ →Address hold time	t <sub>oeh - ax</sub>	MOEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MOEX↓delay time	tcsl-oel	MOEX,	-	MCLK×m-9	MCLK×m+9	ns	
MOEX ↑ → MCSX ↑ time	toeн - csн	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MDQM↓delay time	tcsl-rdqml	MCSX, MDQM[3: 0]	-	MCLK×m-9	MCLK×m+9	ns	
Data set up→MOEX ↑ time	tds - OE	MOEX, MADATA[31: 0]	-	20	-	ns	
MOEX ↑ → Data hold time	tdh - oe	MOEX, MADATA[31: 0]	-	0	-	ns	
MWEX Minimum pulse width	twew	MWEX	-	MCLK×n-3	-	ns	
MWEX ↑ →Address output delay time	twen-ax	MWEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MWEX↓ delay time	t <sub>CSL</sub> - WEL	MWEX,	-	MCLK×n-9	MCLK×n+9	ns	
MWEX ↑ → MCSX ↑ delay time	twen - csh	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MDQM↓delay time	tcsl-wdqml	MCSX, MDQM[3: 0]	-	MCLK×n-9	MCLK×n+9	ns	
MCSX↓→ Data output time	tcsl-dx	MCSX, MADATA[31: 0]	-	MCLK-9	MCLK+9	ns	
MWEX ↑ → Data hold time	twen - dx	MWEX, MADATA[31: 0]	-	0	MCLK×m+9	ns	


#### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16)




























# External clock (EXT = 1): When in Asynchronous Mode Only

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Deveneter		<b>a</b> 1141	Va	lue		<b>D</b>
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Serial clock L pulse width	t <sub>SLSH</sub>		t <sub>CYCP</sub> + 10	-	ns	
Serial clock H pulse width	t <sub>SHSL</sub>	0 00 - 5	t <sub>CYCP</sub> + 10	-	ns	
SCK fall time	t <sub>F</sub>	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rise time	t <sub>R</sub>		-	5	ns	





# 12.4.13 External Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks	
randheter	Oymoor		Conditions	Min	Max		Remarks	
		ADTGx					A/D converter trigger input	
		FRCKx	-	2t <sub>CYCP</sub> *1	- ns	ns	Free-run timer input clock	
		ICxx					Input capture	
Input pulse	<b>t t</b>	DTTIxX	-	2tcycp*1	-	ns	Waveform generator	
width	UNH, UNL	INT00 to INT31, NMIX	_	2tcycp + 100 <sup>*1</sup>	-	ns	External interrupt,	
			_	500 <sup>*2</sup>	-	ns	NMI	
		WKUPx	-	500 <sup>*3</sup>	-	ns	Deep standby wake up	

1: t<sub>CYCP</sub> indicates the APB bus clock cycle time except stop when in Stop mode, in Timer mode. For more information about the APB bus number to which the A/D converter, multi-function timer, and external interrupt are connected, see 8. Block Diagram in this data sheet.

2: When in Stop mode, in Timer mode

3: When in Deep Standby RTC mode, in Deep Standby Stop mode





# 12.4.15 PC Timing

#### Standard-mode, Fast-mode

#### $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

	1						1	Т
Parameter	Cumula al	Conditions	Standard	d-mode	Fast-m	ode	11	Remarks
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	fscL		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hdsta		4.0	-	0.6	-	μs	
SCL clock L width	t∟ow		4.7	-	1.3	-	μs	
SCL clock H width	tніgн		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>susta</sub>	C <sub>L</sub> = 30 pF,	4.7	-	0.6	-	μs	
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	<b>t</b> hddat	R = (Vp/I <sub>OL</sub> ) <sup>*1</sup>	0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	<b>t</b> SUDAT		250	-	100	-	ns	
Stop condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	tsusтo		4.0	-	0.6	-	μs	
Bus free time between "Stop condition" and "START condition"	t <sub>BUF</sub>		4.7	-	1.3	-	μs	
		2 MHz ≤ t <sub>CYCP</sub> <40 MHz	2 tcycp*4	-	2 tcycp*4	-	ns	
Noise filter	<b>4</b>	40 MHz ≤ t <sub>CYCP</sub> <60 MHz	4 tcycp <sup>*4</sup>	-	4 tcycp <sup>*4</sup>	-	ns	*5
	ts₽	60 MHz ≤ t <sub>CYCP</sub> <80 MHz	6 tcycp <sup>*4</sup>	-	6 tcycp <sup>*4</sup>	-	ns	5
		80 MHz ≤ t <sub>CYCP</sub> ≤100 MHz	8 tcycp*4	-	8 tcycp*4	-	ns	

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

\*2: The maximum  $t_{HDDT}$  must not extend beyond the low period ( $t_{LOW}$ ) of the device's SCL signal.

\*3: Fast-mode I<sup>2</sup>C bus device can be used on a Standard-mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns."

- \*4: tcycP is the APB bus clock cycle time. For more information about the APB bus number to which the I<sup>2</sup>C is connected, see "8.Block Diagram" in this data sheet. When using Standard-mode, the peripheral bus clock must be set more than 2 MHz. When using Fast-mode, the peripheral bus clock must be set more than 8 MHz.
- \*5: The noise filter time can be changed by register settings. Change the number of the noise filter steps according to the APB bus clock frequency.



## 12.4.20 PS Timing

# **Master Mode Timing**

# $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Value			
				Min	Max	Unit	Remarks
Output frequency	fMCYC	I2SCK	-	-	12.288	MHz	
Output clock pulse width	tмнw	I2SCK	-	45	55	%	
	t <sub>MLW</sub>			45	55	%	
I2SCK→I2SWS delay time	tDFS	I2SCK, I2SWS	-	0	24.0	ns	
I2SCK→I2SDO delay time*	todo	I2SCK, I2SDO	-	0	24.0	ns	
I2SDI→I2SCK setup time	t <sub>HSDI</sub>	I2SCK, I2SDI	-	25.0	-	ns	
I2SDI→I2SCK hold time	t <sub>HDI</sub>		-	0	-	ns	
Input signal rise time	tFI	I2SDI	-	-	5	ns	
Input signal fall time	tFI		-	-	5	ns	

\*: Except for the first bit of transmission frame

#### Note:


- When the external load capacitance  $C_L = 20 \, pF$ 


When I2SWS = 48 kHz, I2MCLK = 256 × I2SWS
 Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz.
 See CHAPTER 7-2: <sup>P</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details.



# Definition of 12-bit A/D Converter Terms


■Resolution:	Analog variation that is recognized by an A/D converter.
Integral Nonlinearity:	Deviation of the line between the zero-transition point
	(0b00000000000 $\leftarrow \rightarrow$ 0b00000000001) and the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$ 0b1111111111) from the actual conversion characteristics.
■Differential Nonlinearity:	Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.








- \*3: The output drive capability of the driver is below 0.3 V at low state (V<sub>OL</sub>) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to the VSS and 1.5 k $\Omega$  load) at high state (V<sub>OH</sub>).
- \*4: The cross voltage of the external differential output signal (D +/D -) of USB I/O buffer is within 1.3 V to 2.0 V.



\*5: They indicate rise time ( $T_{RISE}$ ) and fall time ( $T_{FALL}$ ) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer,  $t_R/t_F$  ratio is regulated as within ± 10% to minimize RFI emission.









\*6: USB Full-speed connection is performed via twisted-pair cable shield with 90 Ω ± 15% characteristic impedance (differential mode).

USB standard defines that the output impedance of the USB driver must be in the range from 28  $\Omega$  to 44  $\Omega$ . So, a discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with 25  $\Omega$  to 30  $\Omega$  (recommended value 27  $\Omega$ ) series resistor Rs.



\*7: They indicate rise time ( $T_{RISE}$ ) and fall time ( $T_{FALL}$ ) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.



#### Note:

- See Low-Speed Load (Compliance Load) for conditions of external load.