

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c51cc03c-rdrim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SFR Mapping

The Special Function Registers (SFRs) of the AT89C51CC03 fall into the following categories:

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ACC	E0h	Accumulator	-	-	-	_	-	_	-	_
В	F0h	B Register	-	-	-	_	-	_	-	_
PSW	D0h	Program Status Word	CY	AC	F0	RS1	RS0	OV	F1	Р
SP	81h	Stack Pointer	-	-	-	_	-	_	-	_
DPL	82h	Data Pointer Low byte LSB of DPTR	_	_	_	_	_	_	_	_
DPH	83h	Data Pointer High byte MSB of DPTR	_	_	_	_	_	_	_	_

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
P0	80h	Port 0	-	-	-	-	-	-	-	-
P1	90h	Port 1	-	-	-	-	-	_	-	-
P2	A0h	Port 2	-	-	-	-	-	_	-	-
P3	B0h	Port 3	-	-	-	-	-	_	-	-
P4	C0h	Port 4 (x5)	_	_	_	P4.4 / MOSI	P4.3 / SCK	P4.2 / MISO	P4.1 / RxDC	P4.0 / TxDC

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
тно	8Ch	Timer/Counter 0 High byte	_	_	_	_	_	_	-	_
TLO	8Ah	Timer/Counter 0 Low byte	_	_	_	_	_	_	-	_
TH1	8Dh	Timer/Counter 1 High byte	_	_	_	_	_	_	-	_
TL1	8Bh	Timer/Counter 1 Low byte	-	_	-	_	_	-	_	_
TH2	CDh	Timer/Counter 2 High byte	_	_	_	_	_	_	-	_
TL2	CCh	Timer/Counter 2 Low byte	_	_	_	_	_	_	-	_
TCON	88h	Timer/Counter 0 and 1 control	TF1	TR1	TF0	TR0	IE1	IT1	IEO	ITO
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00





Mnemonic	Add	Name	7	6	5	4	3	2	1	0
T2CON	C8h	Timer/Counter 2 control	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
T2MOD	C9h	Timer/Counter 2 Mode	_	-	_	_	-	_	T2OE	DCEN
RCAP2H	CBh	Timer/Counter 2 Reload/Capture High byte	_	-	_	_	-	_	_	-
RCAP2L	CAh	Timer/Counter 2 Reload/Capture Low byte	_	-	_	_	-	_	_	-
WDTRST	A6h	WatchDog Timer Reset	_	I	_	Ι	I	_	_	_
WDTPRG	A7h	WatchDog Timer Program	_	_	_	_	_	S2	S1	SO

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF	99h	Serial Data Buffer	-	-	-	-	-	-	-	-
SADEN	B9h	Slave Address Mask	-	-	-	-	-	-	-	-
SADDR	A9h	Slave Address	-	-	-	-	-	-	-	-

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CCON	D8h	PCA Timer/Counter Control	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
CMOD	D9h	PCA Timer/Counter Mode	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
CL	E9h	PCA Timer/Counter Low byte	-	_	-	-	-	-	-	-
СН	F9h	PCA Timer/Counter High byte	-	_	-	-	-	-	-	-
CCAPM0	DAh	PCA Timer/Counter Mode 0		ECOM0	CAPP0	CAPN0	MAT0	TOG0	PWM0	ECCF0
CCAPM1	DBh	PCA Timer/Counter Mode 1		ECOM1	CAPP1	CAPN1	MAT1	TOG1	PWM1	ECCF1
CCAPM2	DCh	PCA Timer/Counter Mode 2	-	ECOM2	CAPP2	CAPN2	MAT2	TOG2	PWM2	ECCF2
CCAPM3	DDh	PCA Timer/Counter Mode 3		ECOM3	CAPP3	CAPN3	MAT3	TOG3	PWM3	ECCF3
CCAPM4	DEh	PCA Timer/Counter Mode 4		ECOM4	CAPP4	CAPN4	MAT4	TOG4	PWM4	ECCF4
CCAP0H	FAh	PCA Compare Capture Module 0 H	CCAP0H7	CCAP0H6	CCAP0H5	CCAP0H4	CCAP0H3	CCAP0H2	CCAP0H1	CCAP0H0
CCAP1H	FBh	PCA Compare Capture Module 1 H	CCAP1H7	CCAP1H6	CCAP1H5	CCAP1H4	CCAP1H3	CCAP1H2	CCAP1H1	CCAP1H0
CCAP2H	FCh	PCA Compare Capture Module 2 H	CCAP2H7	CCAP2H6	CCAP2H5	CCAP2H4	CCAP2H3	CCAP2H2	CCAP2H1	CCAP2H0
ССАРЗН	FDh	PCA Compare Capture Module 3 H	CCAP3H7	CCAP3H6	CCAP3H5	CCAP3H4	CCAP3H3	CCAP3H2	CCAP3H1	CCAP3H0
CCAP4H	FEh	PCA Compare Capture Module 4 H	CCAP4H7	CCAP4H6	CCAP4H5	CCAP4H4	CCAP4H3	CCAP4H2	CCAP4H1	CCAP4H0
CCAP0L	EAh	PCA Compare Capture Module 0 L	CCAP0L7	CCAP0L6	CCAP0L5	CCAP0L4	CCAP0L3	CCAP0L2	CCAP0L1	CCAP0L0
CCAP1L	EBh	PCA Compare Capture Module 1 L	CCAP1L7	CCAP1L6	CCAP1L5	CCAP1L4	CCAP1L3	CCAP1L2	CCAP1L1	CCAP1L0
CCAP2L	ECh	PCA Compare Capture Module 2 L	CCAP2L7	CCAP2L6	CCAP2L5	CCAP2L4	CCAP2L3	CCAP2L2	CCAP2L1	CCAP2L0
CCAP3L	EDh	PCA Compare Capture Module 3 L	CCAP3L7	CCAP3L6	CCAP3L5	CCAP3L4	CCAP3L3	CCAP3L2	CCAP3L1	CCAP3L0
CCAP4L	EEh	PCA Compare Capture Module 4 L	CCAP4L7	CCAP4L6	CCAP4L5	CCAP4L4	CCAP4L3	CCAP4L2	CCAP4L1	CCAP4L0

Table 3. CKCON1 Register

CKCON1 (S:9Fh) Clock Control Register 1

7	6	5	4	3	2	1	0		
							SPIX2		
Bit Number	Bit Mnemonic	Description	escription						
7-1	-	Reserved The value rea	Reserved The value read from these bits is indeterminate. Do not set these bits.						
0	SPIX2	SPI clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.							
Note: 1	This control	hit is validat	ed when the		hit X2 is sat	when X2 is	low this hit		

Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.

Reset Value = 0000 0000b





Data Memory

The AT89C51CC03 provides data memory access in two different spaces:

- 1. The internal space mapped in three separate segments:
- the lower 128 Bytes RAM segment.
- the upper 128 Bytes RAM segment.
- the expanded 2048 Bytes RAM segment (ERAM).
- 2. The external space.

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode.

Figure 8 shows the internal and external data memory spaces organization.

Figure 7. Internal Memory - RAM







Registers

Table 11. EECON Register

EECON (S:0D2h) EEPROM Control Register

7	6	5	4	3	2	1	0				
EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY				
Bit Number	Bit Mnemonic	Descriptio	escription								
7-4	EEPL3-0	Programm Write 5Xh f	ing Launch of ollowed by AX	command bit s Kh to EEPL to	s launch the pr	ogramming.					
3	-	Reserved The value r	e value read from this bit is indeterminate. Do not set this bit.								
2	-	Reserved The value r	ead from this	bit is indetern	ninate. Do not	set this bit.					
1	EEE	Enable EE Set to map latches) Clear to ma	nable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the colur atches) Clear to map the XRAM space during MOVX.								
0	EEBUSY	Programm Set by hard Cleared by Can not be	Programming Busy flag Set by hardware when programming is in progress. Cleared by hardware when programming is done. Can not be set or cleared by software.								

Reset Value = XXXX XX00b Not bit addressable





FM0 Memory Architecture	 The Flash memory is made up of 4 blocks (see Figure 23): The memory array (user space) 64K Bytes The Extra Row The Hardware security bits The column latch registers 		
User Space	This space is composed of a 64K Bytes Flash memory organized in 512 pages of 128 Bytes. It contains the user's application code.		
<i>Extra Row (XRow)</i> This row is a part of FM0 and has a size of 128 Bytes. The extra row may continue mation for boot loader usage.			
Hardware security Byte (HSB)	The Hardware security Byte space is a part of FM0 and has a size of 1 byte.		

y Byte (HSB) The Hardware security Byte space is a part of FM0 and has a size of 1 byte. The 4 MSB can be read/written by software (from FM0 and , the 4 LSB can only be read by software and written by hardware in parallel mode.

H Hardware Security Byte (HSB)

7	6	5	4	3	2	1	0				
X2	BLJB	-	-	-	LB2	LB1	LB0				
Bit Number	Bit Mnemonic	Description	Description								
7	X2	X2 Mode Programmed Unprogramme	2 Mode rogrammed (='0') to force X2 mode (6 clocks per instruction) after reset nprogrammed to force X1 mode, Standard Mode, afetr reset (Default)								
6	BLJB	Boot Loader When unprog -ENBOOT=0 -Start address When program -ENBOOT=1 -Start address	Boot Loader Jump Bit When unprogrammed (='1'), at the next reset : ·ENBOOT=0 (see code space memory configuration) ·Start address is 0000h (PC=0000h) When programmed (='0')at the nex reset: ·ENBOOT=1 (see code space memory configuration) Start address is F800h (PC=F800h)								
5	-	Reserved									
4	-	Reserved									
3	-	Reserved	Reserved								
2-0	LB2-0	General Memory Lock Bits (only programmable by programmer tools) Section "Flash Protection from Parallel Programming", page 53									

Column Latches

The column latches, also part of FM0, have a size of full page (128 Bytes). The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte). The column latches are write only and can be accessed only from FM1 (boot mode) and from external memory

Cross Flash Memory Access Description

The FM0 memory can be program only from FM1. Programming FM0 from FM0 or from external memory is impossible.

The FM1 memory can be program only by parallel programming.

The Table show all software Flash access allowed.



Figure 25. Column Latches Loading Procedure



Note: The last page address used when loading the column latch is the one used to select the page programming address.

Programming the Flash Spaces

User

The following procedure is used to program the User space and is summarized in Figure 26:

- Load up to one page of data in the column latches from address 0000h to FFFFh.
- Save and Disable the interrupts.
- Launch the programming by writing the data sequence 50h followed by A0h in FCON register (only from FM1).
 - The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.

Extra Row

- The following procedure is used to program the Extra Row space and is summarized in Figure 26:
- Load data in the column latches from address FF80h to FFFFh.
- Save and Disable the interrupts.
- Launch the programming by writing the data sequence 52h followed by A2h in FCON register (only from FM1).
 The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.

50 AT89C51CC03

	Boot Loader Jump Bit (BLJB): - This bit indicates if on RESET the user wants to jump to this application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1. - BLJB = 0 on parts delivered with bootloader programmed. - To read or modify this bit, the APIs are used.
	Boot Vector Address (SBV): - This byte contains the MSB of the user boot loader address in FM0. - The default value of SBV is FCh (no user boot loader in FM0). - To read or modify this byte, the APIs are used.
	Extra Byte (EB) and Boot Status Byte (BSB): - These Bytes are reserved for customer use. - To read or modify these Bytes, the APIs are used.
Hardware Boot Process	At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).
	Further at the falling edge of RESET if the following conditions (called Hardware condi- tion) are detected:
	PSEN low,
	EA high,
	ALE high (or not connected).
	 After Hardware Condition the FCON register is initialized with the value 00h and the PC is initialized with F800h (FM1).
	The Hardware condition makes the bootloader to be executed, whatever BLJB value is.
	If no hardware condition is detected, the FCON register is initialized with the value F0h.
	Check of the BLJB value.
	• If bit BLJB = 1:
	User application in FM0 will be started at @0000h (standard reset).
	 If bit BLJB = 0: Boot loader will be started at @F800h in FM1.
	 Note: 1. As PSEN is an output port in normal operating mode (running user applications or bootloader applications) after reset it is recommended to release PSEN after the fall- ing edge of Reset is signaled.

The hardware conditions are sampled at reset signal Falling Edge, thus they can be released at any time when reset input is low.

2. To ensure correct microcontroller startup, the PSEN pin should not be tied to ground during power-on.





number of following data bytes in the "Data field". In a remote frame, the DLC contains the number of requested data bytes. The "Data field" that follows can hold up to 8 data bytes. The frame integrity is guaranteed by the following "Cyclic Redundant Check (CRC)" sum. The "ACKnowledge (ACK) field" compromises the ACK slot and the ACK delimiter. The bit in the ACK slot is sent as a recessive bit and is overwritten as a dominant bit by the receivers which have at this time received the data correctly. Correct messages are acknowledged by the receivers regardless of the result of the acceptance test. The end of the message is indicated by "End Of Frame (EOF)". The "Intermission Frame Space (IFS)" is the minimum number of bits separating consecutive messages. If there is no following bus access by any node, the bus remains idle.

CAN Extended Frame



Figure 44. CAN Extended Frames

A message in the CAN extended frame format is likely the same as a message in CAN standard frame format. The difference is the length of the identifier used. The identifier is made up of the existing 11-bit identifier (base identifier) and an 18-bit extension (identifier extension). The distinction between CAN standard frame format and CAN extended frame format is made by using the IDE bit which is transmitted as dominant in case of a frame in CAN standard frame format, and transmitted as recessive in the other case.

Format Co-existence	As the two formats have to co-exist on one bus, it is laid down which message has higher priority on the bus in the case of bus access collision with different formats and the same identifier / base identifier: The message in CAN standard frame format always has priority over the message in extended format.
	There are three different types of CAN modules available:
	 2.0A - Considers 29 bit ID as an error 2.0B Passive - Ignores 29 bit ID messages 2.0B Active - Handles both 11 and 29 bit ID Messages
Bit Timing	To ensure correct sampling up to the last bit, a CAN node needs to re-synchronize throughout the entire frame. This is done at the beginning of each message with the fall- ing edge SOF and on each recessive to dominant edge.
Bit Construction	One CAN bit time is specified as four non-overlapping time segments. Each segment is constructed from an integer multiple of the Time Quantum. The Time Quantum or TQ is

the smallest discrete timing resolution used by a CAN node.

Bus Idle

- Enable General CAN IT in the interrupt system register,
- Enable interrupt by message object, EICHi,
- Enable interrupt on error, ENERCH.

To enable an interrupt on general error:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt on error, ENERG.

To enable an interrupt on Buffer-full condition:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt on Buffer full, ENBUF.

To enable an interrupt when Timer overruns:

• Enable Overrun IT in the interrupt system register.

When an interrupt occurs, the corresponding message object bit is set in the SIT register.

To acknowledge an interrupt, the corresponding CANSTCH bits (RXOK, TXOK,...) or CANGIT bits (OVRTIM, OVRBUF,...), must be cleared by the software application.

When the CAN node is in transmission and detects a Form Error in its frame, a bit Error will also be raised. Consequently, two consecutive interrupts can occur, both due to the same error.

When a message object error occurs and is set in CANSTCH register, no general error are set in CANGIE register.



Time Trigger Communication (TTC) and Message Stamping

The AT89C51CC03 has a programmable 16-bit Timer (CANTIMH and CANTIML) for message stamp and TTC.

This CAN Timer starts after the CAN controller is enabled by the ENA bit in the CANG-CON register.

Two modes in the timer are implemented:

- Time Trigger Communication:
 - Capture of this timer value in the CANTTCH and CANTTCL registers on Start Of Frame (SOF) or End Of Frame (EOF), depending on the SYNCTTC bit in the CANGCON register, when the network is configured in TTC by the TTC bit in the CANGCON register.

Note: In this mode, CAN only sends the frame once, even if an error occurs.

- Message Stamping
 - Capture of this timer value in the CANSTMPH and CANSTMPL registers of the message object which received or sent the frame.
 - All messages can be stamps.
 - The stamping of a received frame occurs when the RxOk flag is set.
 - The stamping of a sent frame occurs when the TxOk flag is set.

The CAN Timer works in a roll-over from FFFFh to 0000h which serves as a time base.

When the timer roll-over from FFFFh to 0000h, an interrupt is generated if the ETIM bit in the interrupt enable register IEN1 is set.

4. Interrupt routine

// Save the current CANPAGE

// Find the first message object which generate an interrupt in CANSIT1 and CANSIT2

// Select the corresponding message object

// Analyse the CANSTCH register to identify which kind of interrupt is generated

// Manage the interrupt

// Clear the status register CANSTCH = 00h;

// if it is not a channel interrupt but a general interrupt// Manage the general interrupt and clear CANGIT register

// restore the old CANPAGE

Registers

Table 48. CANGCON Register

CANGCON (S:ABh) CAN General Control Register

7	6	5	4	3	2	1	0		
ABRQ	OVRQ	TTC	SYNCTTC	AUTOBAUD	TEST	ENA	GRES		
Bit Number	Bit Mnemonic	Descriptio	Description						
7	ABRQ	Abort Request Not an auto-resetable bit. A reset of the ENCH bit (message object control and DLC register) is done for each message object. The pending transmission communications are immediately aborted but the on-going communication will be terminated normally, setting the appropriate status flags, TXOK or RXOK.							
6	OVRQ	Overload Auto-reset Set to sen Cleared by frame.	Overload frame request (initiator) Auto-resetable bit. Set to send an overload frame after the next received message. Cleared by the hardware at the beginning of transmission of the overload frame.						
5	ттс	Network i set to sele clear to dis	Network in Timer Trigger Communication set to select node in TTC. clear to disable TTC features.						
4	SYNCTTC	Synchronization of TTC When this bit is set the TTC timer is caught on the last bit of the End Of Frame. When this bit is clear the TTC timer is caught on the Start Of Frame. This bit is only used in the TTC mode.							
3	AUTOBAUD	AUTOBAUD Set to activate listening mode. Clear to disable listening mode							
2	TEST	Test mode. The test mode is intended for factory testing and not for customer use.							
1	ENA/STB	Enable/Standby CAN Controller When this bit is set, it enables the CAN controller and its input clock. When this bit is clear, the on-going communication is terminated normally and the CAN controller state of the machine is frozen (the ENCH bit of each message object does not change). In the standby mode, the transmitter constantly provides a recessive level; the receiver is not activated and the input clock is stopped in the CAN controller. During the disable mode, the registers and the mailbox remain accessible. Note that two clock periods are needed to start the CAN controller state of the machine.							
0	GRES	General Reset (software reset) Auto-resetable bit. This reset command is 'ORed' with the hardware reset in order to reset the controller. After a reset, the controller is disabled.							

Reset Value = 0000 0x00b

Table 75. CANIDM2 Register for V2.0 part A

CANIDM2 for V2.0 part A (S:C5h) CAN Identifier Mask Registers 2

7	6	5	4		3		2		1	0
IDMSK 2	IDMSK 1	IDMSK 0	-		-		-		-	-
Bit Number	Bit Mnemonic	Descripti	on							
7-5	IDTMSK2:0	IDentifier 0 - compa 1 - bit com See Figur	Mask Valu rison true fo parison en e 54.	e orced ablec	l. 1.					
4-0	-	Reserved The value	s read from	thes	e bits are	e inde	eterminate	e. Do r	not set th	ese bits.

No default value after reset.

Table 76. CANIDM3 Register for V2.0 part A

CANIDM3 for V2.0 part A (S:C6h) CAN Identifier Mask Registers 3

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonie	c Descripti	Description						
7-0	-	Reserved The value	Reserved The values read from these bits are indeterminate.						

No default value after reset.

When the Master device transmits data to the Slave device via the MOSI line, the Slave device responds by sending data to the Master device via the MISO line. This implies full-duplex transmission with both data out and data in synchronized with the same clock (Figure 59).

Master Mode	The SPI operates in Master mode when the Master bit, MSTR ⁽¹⁾ , in the SPCON register is set. Only one Master SPI device can initiate transmissions. Software begins the trans- mission from a Master SPI Module by writing to the Serial Peripheral Data Register (SPDAT). If the shift register is empty, the Byte is immediately transferred to the shift register. The Byte begins shifting out on MOSI pin under the control of the serial clock, SCK. Simultaneously, another Byte shifts in from the Slave on the Master's MISO pin. The transmission ends when the Serial Peripheral transfer data flag, SPIF, in SPSCR becomes set. At the same time that SPIF becomes set, the received Byte from the Slave is transferred to the receive data register in SPDAT. Software clears SPIF by reading the Serial Peripheral Status register (SPSCR) with the SPIF bit set, and then reading the SPDAT.					
Slave Mode	The SPI operates in Slave mode when the Master bit, MSTR ⁽²⁾ , in the SPCON register is cleared. Before a data transmission occurs, the Slave Select pin, SS, of the Slave device must be set to'0'. SS must remain low until the transmission is complete.					
	In a Slave SPI Module, data enters the shift register under the control of the SCK from the Master SPI Module. After a Byte enters the shift register, it is immediately transferred to the receive data register in SPDAT, and the SPIF bit is set. To prevent an overflow condition, Slave software must then read the SPDAT before another Byte enters the shift register ⁽³⁾ . A Slave SPI must complete the write to the SPDAT (shift register) at least one bus cycle before the Master SPI starts a transmission. If the write to the data register is late, the SPI transmits the data already in the shift register from the previous transmission.					
Transmission Formats	Software can select any of four combinations of serial clock (SCK) phase and polarity using two bits in the SPCON: the Clock Polarity (CPOL ⁽⁴⁾) and the Clock Phase (CPHA ⁴). CPOL defines the default SCK line level in idle state. It has no significant effect on the transmission format. CPHA defines the edges on which the input data are sampled and the edges on which the output data are shifted (Figure 60 and Figure 61). The clock phase and polarity should be identical for the Master SPI device and the communicating Slave device.					
	 The SPI Module should be configured as a Master before it is enabled (SPEN set). Also, the Master SPI should be configured before the Slave SPI. 					
	 The SPI Module should be configured as a Slave before it is enabled (SPEN set). The maximum frequency of the SCK for an SPI configured as a Slave is the bus clock speed. 					
	4. Before writing to the CPOL and CPHA bits, the SPI should be disabled (SPEN ='0').					
132 AT89C51CC	.03					

When a transmission is in progress a new data can be queued and sent as soon as transmission has been completed. So it is possible to transmit bytes without latency, useful in some applications.

The SPTE bit in SPSCR is set as long as the transmission buffer is free. It means that the user application can write SPDAT with the data to be transmitted until the SPTE becomes cleared.

Figure 63 shows a queuing transmission in master mode. Once the Byte 1 is ready, it is immediately sent on the bus. Meanwhile an other byte is prepared (and the SPTE is cleared), it will be sent at the end of the current transmission. The next data must be ready before the end of the current transmission.

In slave mode it is almost the same except it is the external master that start the transmission.

Also, in slave mode, if no new data is ready, the last value received will be the next data byte transmitted.

AT89C51CC03

Symbol	Туре	Standard Clock	X2 Clock	X parameter	Units
T _{RLRH}	Min	6 T - x	3 T - x	20	ns
T _{WLWH}	Min	6 T - x	3 T - x	20	ns
T _{RLDV}	Max	5 T - x	2.5 T - x	25	ns
T _{RHDX}	Min	х	x	0	ns
T _{RHDZ}	Max	2 T - x	T - x	20	ns
T _{LLDV}	Max	8 T - x	4T -x	40	ns
T _{AVDV}	Max	9 T - x	4.5 T - x	60	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	25	ns
T _{LLWL}	Max	3 T + x	1.5 T + x	25	ns
T _{AVWL}	Min	4 T - x	2 T - x	25	ns
T _{QVWX}	Min	T - x	0.5 T - x	15	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	25	ns
T _{WHQX}	Min	T - x	0.5 T - x	10	ns
T _{RLAZ}	Max	х	х	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	15	ns
T _{WHLH}	Max	T + x	0.5 T + x	15	ns

 Table 123.
 AC Parameters for a Variable Clock

This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

AT89C51CC03

PLCC44

	1	ЧМ	IN	СН
А	4, 20	4, 57	. 165	, 180
A1	2, 29	3, 04	, 090	. 120
D	17,40	17,65	, 685	. 695
D 1	16, 44	16, 66	. 647	. 656
D2	14, 99	16.00	. 590	, 630
E	17,40	17,65	, 685	, 695
E 1	16, 44	16, 66	. 647	, 656
E2	14, 99	16,00	. 590	, 630
e	1, 27	BSC	. 050	BSC
Н	1. 07	1.42	. 042	. 056
J	0,51	-	. 020	_
К	0, 33	0, 53	. 013	, 021
Nd		1 1	1	1
Ne		11	1	1
PKG STD		00		

Datasheet Change Log

Changes from 4182B - 09/03 to 4182C 12/03

1. Added Icc Idle, IPD, and Rrst value in "DC Parameters for A/D Converter" on page 171.

- Changes from 4182C 12/03 to 4182D 01/04
- 1. Updated SFR Table.
 - SFR : SPSTR changed to SPSCR
 - CANSTMH changed to CANSTMPH p15
 - CANSTML changed to CANSTMPL p15
 - CANCONC changed to CANCONCH p15
- 2. AC/DC p.160 IccOP and ICCIdle formulas changed
- 3. Changed maximum frequency to 60MHz in internal code execution.
- 1. Added Automotive temperature range.

01/04 to 4182E 05/04 Changes from 4182E -

05/04 to 4182F 10/04

Changes from 4182D -

- 1. Various minor corrections throughout the document.
- Changes from 4182F 1. Change to Watchdo 10/04 to 4182G 03/05
- Changes from 4182G 03/05 to 4182H 04/05
- Changes from 4182H 04/05 to 4182I 06/05

Changes from 41821 06/05 to 4182J 03/06

Changes from 4182J 03/06 to 4182K 04/06

Changes from 4182K 04/06 to 4182L 06/07

Changes from 4182L 06/07 to 4182M 02/08

Changes from 4182M 02/087 to 4182N 03/08

- 1. Change to Watchdog formula, Section "Watchdog Programming", page 83.
- 1. Refined automotive temperature values.
- 1. Added Green product ordering information.
- 2. Clarification in Waveform diagram, page 20.
- 1. Additional part numbers added to ordering information.
- 1. Minor corrections throughout the document to incorrect values.
- 1. Modification to ordering information, removed Automotive product versions.
- 1. Modification to ordering information, removed non green product versions.
- 1. Removed CA-BGA package offering from ordering information.
- 2. Updated package drawings.