



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.15x19.15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89c51cc03ua-s3sum

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong









Port 0 and Port 2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 3, differs from the other Ports in not having internal pull-ups. Figure 3 shows the structure of Port 2. An external source can pull a Port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 0 or 2). To use a pin for general-purpose input, set the bit in the Px register to turn off the output driver FET.





- Notes: 1. Port 0 is precluded from use as general-purpose I/O Ports when used as address/data bus drivers.
 - 2. Port 0 internal strong pull-ups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pull-up FET is off, Port 0 outputs are open-drain.



Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CANIE2	C3h	CAN Interrupt Enable Channel byte 2	IECH7	IECH6	IECH5	IECH4	IECH3	IECH2	IECH1	IECH0
CANSIT1	BAh	CAN Status Interrupt Channel byte1	_	SIT14	SIT13	SIT12	SIT11	SIT10	SIT9	SIT8
CANSIT2	BBh	CAN Status Interrupt Channel byte2	SIT7	SIT6	SIT5	SIT4	SIT3	SIT2	SIT1	SIT0
CANTCON	A1h	CAN Timer Control	TPRESC 7	TPRESC 6	TPRESC 5	TPRESC 4	TPRESC 3	TPRESC 2	TPRESC 1	TPRESC 0
CANTIMH	ADh	CAN Timer high	CANTIM 15	CANTIM 14	CANTIM 13	CANTIM 12	CANTIM 11	CANTIM 10	CANTIM 9	CANTIM 8
CANTIML	ACh	CAN Timer low	CANTIM 7	CANTIM 6	CANTIM 5	CANTIM 4	CANTIM 3	CANTIM 2	CANTIM 1	CANTIM 0
CANSTMP H	AFh	CAN Timer Stamp high	TIMSTMP 15	TIMSTMP 14	TIMSTMP 13	TIMSTMP 12	TIMSTMP 11	TIMSTMP 10	TIMSTMP 9	TIMSTMP 8
CANSTMP L	AEh	CAN Timer Stamp low	TIMSTMP7	TIMSTMP 6	TIMSTMP 5	TIMSTMP 4	TIMSTMP 3	TIMSTMP 2	TIMSTMP 1	TIMSTMP 0
CANTTCH	A5h	CAN Timer TTC high	TIMTTC 15	TIMTTC 14	TIMTTC 13	TIMTTC 12	TIMTTC 11	TIMTTC 10	TIMTTC 9	TIMTTC 8
CANTTCL	A4h	CAN Timer TTC low	TIMTTC 7	TIMTTC 6	TIMTTC 5	TIMTTC 4	TIMTTC 3	TIMTTC 2	TIMTTC 1	TIMTTC 0
CANTEC	9Ch	CAN Transmit Error Counter	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
CANREC	9Dh	CAN Receive Error Counter	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
CANPAGE	B1h	CAN Page	CHNB3	CHNB2	CHNB1	CHNB0	AINC	INDX2	INDX1	INDX0
CANSTCH	B2h	CAN Status Channel	DLCW	ТХОК	RXOK	BERR	SERR	CERR	FERR	AERR
CANCONC H	B3h	CAN Control Channel	CONCH1	CONCH0	RPLV	IDE	DLC3	DLC2	DLC1	DLC0
CANMSG	A3h	CAN Message Data	MSG7	MSG6	MSG5	MSG4	MSG3	MSG2	MSG1	MSG0
	DOL	CAN Identifier Tag byte 1(Part A)	IDT10	IDT9	IDT8	IDT7	IDT6	IDT5	IDT4	IDT3
CANIDTT	BCN	CAN Identifier Tag byte 1(PartB)	IDT28	IDT27	IDT26	IDT25	IDT24	IDT23	IDT22	IDT21
		CAN Identifier Tag	IDT2	IDT1	IDT0	_	_	_	_	_
CANIDT2	BDh	CAN Identifier Tag byte 2 (PartB)	IDT20	IDT19	IDT18	IDT17	IDT16	IDT15	IDT14	IDT13
CANIDT3	BEh	CAN Identifier Tag byte 3(PartA)	_	_	_	_	_	_	_	_
5, 110 10		CAN Identifier Tag byte 3(PartB)	IDT12	IDT11	IDT10	IDT9	IDT8	IDT7	IDT6	IDT5

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CANIDT4	BFh	CAN Identifier Tag byte 4(PartA) CAN Identifier Tag byte 4(PartB)	– IDT4	– IDT3	– IDT2	– IDT1	– IDT0	RTRTAG	– RB1TAG	RB0TAF
CANIDM1	C4h	CAN Identifier Mask byte 1(PartA) CAN Identifier Mask byte 1(PartB)	IDMSK10 IDMSK28	IDMSK9 IDMSK27	IDMSK8 IDMSK26	IDMSK7 IDMSK25	IDMSK6 IDMSK24	IDMSK5 IDMSK23	IDMSK4 IDMSK22	IDMSK3 IDMSK21
CANIDM2	C5h	CAN Identifier Mask byte 2(PartA) CAN Identifier Mask byte 2(PartB)	IDMSK2 IDMSK20	IDMSK1 IDMSK19	IDMSK0 IDMSK18	- IDMSK17	– IDMSK16	– IDMSK15	– IDMSK14	– IDMSK13
CANIDM3	C6h	CAN Identifier Mask byte 3(PartA) CAN Identifier Mask byte 3(PartB)	– IDMSK12	- IDMSK11	– IDMSK10	- IDMSK9	– IDMSK8	- IDMSK7	– IDMSK6	– IDMSK5
CANIDM4	C7h	CAN Identifier Mask byte 4(PartA) CAN Identifier Mask byte 4(PartB)	– IDMSK4	- IDMSK3	– IDMSK2	- IDMSK1	– IDMSK0	RTRMSK	-	IDEMSK

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SPCON	D4h	SPI Control	SPR2	SPEN	SSDIS	MSTR	CPOL	CPHA	SPR1	SPR0
SPSCR	D5h	SPI Status and Control	SPIF	-	OVR	MODF	SPTE	UARTM	SPTEIE	MOFIE
SPDAT	D6h	SPI Data	-	-	-	-	-	-	-	-
Mnemonic	Add	Name	7	6	5	4	3	2	1	0
PCON	87h	Power Control	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
AUXR	8Eh	Auxiliary Register 0	DPU	VPFDP	MO	XRS2	XRS1	XRS0	EXTRAM	A0
AUXR1	A2h	Auxiliary Register 1	-	_	ENBOOT	-	GF3	0	-	DPS
CKCON0	8Fh	Clock Control 0	CANX2	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2
CKCON1	9Fh	Clock Control 1	-	-	-	-	-	-	-	SPIX2
FCON	D1h	Flash Control	FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY
EECON	D2h	EEPROM Contol	EEPL3	EEPL2	EEPL1	EEPL0	_	_	EEE	EEBUSY
FSTA	D3	Flash Status	-	-	-	-	-	-	SEQERR	FLOAD



Registers

Table 6. PSW Register

PSW (S:8Eh) Program Status Word Register

7	6	5	4	3	2	1	0				
CY	AC	F0	RS1	RS0	ov	F1	Р				
Bit Number	Bit Mnemonic	Description	Description								
7	CY	Carry Flag Carry out fro	arry Flag arry out from bit 1 of ALU operands.								
6	AC	Auxiliary Ca Carry out fro	Auxiliary Carry Flag Carry out from bit 1 of addition operands.								
5	F0	User Defina	ble Flag 0.								
4-3	RS1:0	Register Ba Refer to Tab	n k Select Bit e 4 for bits de	s escription.							
2	OV	Overflow Fl Overflow set	Dverflow Flag Dverflow set by arithmetic operations.								
1	F1	User Defina	User Definable Flag 1								
0	Р	Parity Bit Set when AC Cleared whe	Parity Bit Set when ACC contains an odd number of 1's. Cleared when ACC contains an even number of 1's.								

Reset Value = 0000 0000b

Table 7. AUXR Register

AUXR (S:8Eh) Auxiliary Register

7	6	5	4	3	2	1	0				
-	-	MO	XRS2	XRS1	XRS0	EXTRAM	A0				
Bit Number	Bit Mnemonic	Description	Description								
7-6	-	Reserved The value rea	Reserved The value read from these bits are indeterminate. Do not set this bit.								
5	MO	Stretch MOV the RD/ and M0 Pul 0 6 1 30	Stretch MOVX control: the RD/ and the WR/ pulse length is increased according to the value of M0. M0 Pulse length in clock period 0 6 1 30								





Entering Power-Down Mode	To ente the Pow that set	er Power-Down mode, set PD bit in PCON register. The AT89C51CC03 enters ver-Down mode upon execution of the instruction that sets PD bit. The instruction s PD bit is the last instruction executed.
Exiting Power-Down Mode	Note: There a	If VCC was reduced during the Power-Down mode, do not exit Power-Down mode until VCC is restored to the normal operating level. are two ways to exit the Power-Down mode:
	1. Gei –	The AT89C51CC03 provides capability to exit from Power-Down using INT0#, INT1#. Hardware clears PD bit in PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Using INTx# input, execution resumes when the input is released (see Figure 19). Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Power-Down mode.
	Note:	The external interrupt used to exit Power-Down mode must be configured as level sensi- tive (INT0# and INT1#) and must be assigned the highest priority. In addition, the duration of the interrupt must be long enough to allow the oscillator to stabilize. The exe- cution will only resume when the interrupt is deasserted.
	Note:	Exit from power-down by external interrupt does not affect the SFRs nor the internal RAM content.

Figure 19. Power-Down Exit Waveform Using INT1:0#



- 2. Generate a reset.
 - A logic high on the RST pin clears PD bit in PCON register directly and asynchronously. This starts the oscillator and restores the clock to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated Power-Down mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the AT89C51CC03 and vectors the CPU to address 0000h.
- Note: During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated the Power-Down mode should not write to a Port pin or to the external RAM.
- Note: Exit from power-down by reset redefines all the SFRs, but does not affect the internal RAM content.



Program/Code Memory

The AT89C51CC03 implement 64K Bytes of on-chip program/code memory. Figure 20 shows the partitioning of internal and external program/code memory spaces depending on the product.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing Flash cells is generated on-chip using the standard VDD voltage. Thus, the Flash Memory can be programmed using only one voltage and allows In-System Programming commonly known as ISP. Hardware programming mode is also available using specific programming tool.









	Boot Loader Jump Bit (BLJB): - This bit indicates if on RESET the user wants to jump to this application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1. - BLJB = 0 on parts delivered with bootloader programmed. - To read or modify this bit, the APIs are used.
	Boot Vector Address (SBV): - This byte contains the MSB of the user boot loader address in FM0. - The default value of SBV is FCh (no user boot loader in FM0). - To read or modify this byte, the APIs are used.
	Extra Byte (EB) and Boot Status Byte (BSB): - These Bytes are reserved for customer use. - To read or modify these Bytes, the APIs are used.
Hardware Boot Process	At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).
	Further at the falling edge of RESET if the following conditions (called Hardware condi- tion) are detected:
	PSEN low,
	EA high,
	ALE high (or not connected).
	 After Hardware Condition the FCON register is initialized with the value 00h and the PC is initialized with F800h (FM1).
	The Hardware condition makes the bootloader to be executed, whatever BLJB value is.
	If no hardware condition is detected, the FCON register is initialized with the value F0h.
	Check of the BLJB value.
	• If bit BLJB = 1:
	User application in FM0 will be started at @0000h (standard reset).
	 If bit BLJB = 0: Boot loader will be started at @F800h in FM1.
	 Note: 1. As PSEN is an output port in normal operating mode (running user applications or bootloader applications) after reset it is recommended to release PSEN after the fall- ing edge of Reset is signaled.

The hardware conditions are sampled at reset signal Falling Edge, thus they can be released at any time when reset input is low.

2. To ensure correct microcontroller startup, the PSEN pin should not be tied to ground during power-on.





Serial I/O Port

The AT89C51CC03 I/O serial port is compatible with the I/O serial port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

Figure 31. Serial I/O Port Block Diagram



Framing Error Detection Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.

Figure 32. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.

The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with



Timer 2	The AT89C51CC03 timer 2 is compatible with timer 2 in the 80C52.
	It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 that are cascade- connected. It is controlled by T2CON register (See Table) and T2MOD register (See Table 38). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects $F_{T2 clock}$ /6 (timer operation) or external pin T2 (counter operation) as timer clock. Setting TR2 allows TL2 to be incremented by the selected input.
	Timer 2 includes the following enhancements:
	Auto-reload mode (up or down counter)
	Programmable clock-output
Auto-Reload Mode	The auto-reload mode configures timer 2 as a 16-bit timer or event counter with auto- matic reload. This feature is controlled by the DCEN bit in T2MOD register (See Table 38). Setting the DCEN bit enables timer 2 to count up or down as shown in Figure 40. In this mode the T2EX pin controls the counting direction.
	When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.
	When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflow or underflow, depending on the direction of the count. EXF2 does not generate an interrupt. This bit can be used to provide 17-bit resolution.









PHS2 = 3 and PHS1 = 3 so CANBT3 = 36h



Time Trigger Communication (TTC) and Message Stamping

The AT89C51CC03 has a programmable 16-bit Timer (CANTIMH and CANTIML) for message stamp and TTC.

This CAN Timer starts after the CAN controller is enabled by the ENA bit in the CANG-CON register.

Two modes in the timer are implemented:

- Time Trigger Communication:
 - Capture of this timer value in the CANTTCH and CANTTCL registers on Start Of Frame (SOF) or End Of Frame (EOF), depending on the SYNCTTC bit in the CANGCON register, when the network is configured in TTC by the TTC bit in the CANGCON register.

Note: In this mode, CAN only sends the frame once, even if an error occurs.

- Message Stamping
 - Capture of this timer value in the CANSTMPH and CANSTMPL registers of the message object which received or sent the frame.
 - All messages can be stamps.
 - The stamping of a received frame occurs when the RxOk flag is set.
 - The stamping of a sent frame occurs when the TxOk flag is set.

The CAN Timer works in a roll-over from FFFFh to 0000h which serves as a time base.

When the timer roll-over from FFFFh to 0000h, an interrupt is generated if the ETIM bit in the interrupt enable register IEN1 is set.







Table 51. CANTEC Register

CANTEC (S:9Ch Read Only) CAN Transmit Error Counter

7	6	5	4	3	2	1	0			
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0			
		1								
Bit Number	Bit Mnemonic	Descripti	Description							
7-0	TEC7:0	Transmit see Figur	Error Counte e 53	er						

Reset Value = 00h

Table 52. CANREC Register

CANREC (S:9Dh Read Only) CAN Reception Error Counter

7	6	5	4	3	2	1	0			
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0			
Bit Number	Bit Mnemonic	Descriptio	Description							
7-0	REC7:0	Reception	n Error Count	ter						

Reset Value = 00h



Serial Port Interface (SPI)

The Serial Peripheral Interface Module (SPI) allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs.

Features

- Features of the SPI Module include the following:
- Full-duplex, three-wire synchronous transfers
- Master or Slave operation
- Six programmable Master clock rates in master mode
- Serial clock with programmable polarity and phase
- Master Mode fault error flag with MCU interrupt capability

Signal Description Figure 57 shows a typical SPI bus configuration using one Master controller and many Slave peripherals. The bus is made of three wires connecting all the devices.

Figure 57. SPI Master/Slaves Interconnection











Note: when SS is discarded (SS disabled) it is not possible to detect a MODF error in slave mode because the SPI is internally selected. Also the SS pin becomes a general purpose I/O.

OverRun Condition This error mean that the speed is not adapted for the running application:

An OverRun condition occurs when a byte has been received whereas the previous one has not been read by the application yet.

The last byte (which generate the overrun error) does not overwrite the unread data so that it can still be read. Therefore, an overrun error always indicates the loss of data.

Interrupts

Three SPI status flags can generate a CPU interrupt requests:

Flag	Request
SPIF (SPI data transfer)	SPI Transmitter Interrupt Request
MODF (Mode Fault)	SPI mode-fault Interrupt Request
SPTE (Transmit register empty)	SPI transmit register empty Interrupt Request

Serial Peripheral data transfer flag, SPIF: This bit is set by hardware when a transfer has been completed. SPIF bit generates transmitter CPU interrupt request only when SPTEIE is disabled.

Mode Fault flag, MODF: This bit is set to indicate that the level on the \overline{SS} is inconsistent with the mode of the SPI (in both master and slave modes).

Serial Peripheral Transmit Register empty flag, SPTE: This bit is set when the transmit buffer is empty (other data can be loaded is SPDAT). SPTE bit generates transmitter CPU interrupt request only when SPTEIE is enabled.

Note: While using SPTE interruption for "burst mode" transfers (SPTEIE='1'), the user software application should take care to clear SPTEIE, during the last but one data reception (to be able to generate an interrupt on SPIF flag at the end of the last data reception).



Bit Number	Bit Mnemonic	Descri	ption			
3	CPOL	Clock Polarity Cleared to have the SCK set to '0' in idle state. Set to have the SCK set to '1' in idle state.				
2	СРНА	Clock Phase Cleared to have the data sampled when the SCK leaves the idle state (see CPOL). Set to have the data sampled when the SCK returns to idle state (see CPOL).				
1	SPR1	SPR2 0 0 0	SPR1 0 0 1	SPR0 0 1 0	Serial Peripheral Rate Invalid F _{CLK PERIPH} /4 F _{CLK PERIPH} /8	
0	SPR0	0 1 1 1 1	1 0 0 1 1	1 0 1 0 1	F _{CLK PERIPH} /16 F _{CLK PERIPH} /32 F _{CLK PERIPH} /64 F _{CLK PERIPH} /128 Invalid	

Reset Value = 0001 0100b

Not bit addressable

The Serial Peripheral Status Register contains flags to signal the following conditions: Serial Peripheral Status Register

and Control (SPSCR)

- Data transfer complete •
- Write collision •
- Inconsistent logic level on \overline{SS} pin (mode fault error) •

Table 93. SPSCR Register

SPSCR - Serial Peripheral Status and Control register (0D5H)

7	6	5	4	3	2	1	0		
SPIF	-	OVR	MODF	SPTE	UARTM	SPTEIE	MODFIE		
Bit Number	Bit Mnemonic	Description							
7	SPIF	Serial Peripheral Data Transfer Flag Cleared by hardware to indicate data transfer is in progress or has been approved by a clearing sequence. Set by hardware to indicate that the data transfer has been completed. This bit is cleared when reading or writing SPDATA after reading SPSCR.							
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
5	OVR	Overrun Error Flag - Set by hardware when a byte is received whereas SPIF is set (the previous received data is not overwritten). - Cleared by hardware when reading SPSCR							



Table 96. CCON Register

CCON (S:D8h) PCA Counter Control Register

7	6	5	4	3	2	1	0	
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
Bit Number	Bit Mnemonic	Description						
7	CF	PCA Timer/Counter Overflow flag Set by hardware when the PCA Timer/Counter rolls over. This generates a PCA interrupt request if the ECF bit in CMOD register is set. Must be cleared by software.						
6	CR	PCA Timer/ Clear to turn Set to turn th	PCA Timer/Counter Run Control bit Clear to turn the PCA Timer/Counter off. Set to turn the PCA Timer/Counter on.					
5	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.					
4	CCF4	PCA Module 4 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 4 bit in CCAPM 4 register is set. Must be cleared by software.						
3	CCF3	PCA Module 3 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 3 bit in CCAPM 3 register is set. Must be cleared by software.						
2	CCF2	PCA Module 2 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 2 bit in CCAPM 2 register is set. Must be cleared by software.					PCA	
1	CCF1	PCA Module 1 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 1 bit in CCAPM 1 register is set. Must be cleared by software.					PCA	
0	CCF0	PCA Module 0 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 0 bit in CCAPM 0 register is set. Must be cleared by software.						

Reset Value = 00X0 0000b





Symbol	Туре	Standard Clock	X2 Clock	X parameter	Units
T _{LHLL}	Min	2 T - x	T - x	10	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	ns
T _{LLIV}	Max	4 T - x	2 T - x	30	ns
T _{LLPL}	Min	T - x	0.5 T - x	10	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	20	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	40	ns
T _{PXIX}	Min	х	х	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	ns
T _{PLAZ}	Max	х	х	10	ns

Table 120. AC Parameters for a Variable Clock

External Program Memory Read Cycle





Timings

Test conditions: capacitive load on all pins= 60 pF.

Symbol	Parameter	Min	Max	Unit			
Slave Mode							
Тснсн	Clock Period	6 ⁽¹⁾		T _{PER}			
T _{CHCX}	Clock High Time	3 ⁽¹⁾		T _{PER}			
T _{CLCX}	Clock Low Time	3(1)		T _{PER}			
T _{SLCH} , T _{SLCL}	SS Low to Clock edge	4T _{PER} -20ns ⁽¹⁾		ns			
T _{IVCL} , T _{IVCH}	Input Data Valid to Clock Edge	50		ns			
T _{CLIX} , T _{CHIX}	Input Data Hold after Clock Edge	50		ns			
T _{CLOV,} T _{CHOV}	Output Data Valid after Clock Edge		50	ns			
T _{CLOX} , T _{CHOX}	Output Data Hold Time after Clock Edge	0		ns			
T _{CLSH} , T _{CHSH}	SS High after Clock Edge	4T _{PER} +20ns ⁽¹⁾		ns			
T _{SLOV}	SS Low to Output Data Valid		4T _{PER} +20ns ⁽¹⁾	ns			
T _{SHOX}	Output Data Hold after SS High		2T _{PER} +100ns ⁽¹⁾	ns			
T _{SHSL}	SS High to SS Low	2T _{PER} +120ns ⁽¹⁾					
T _{OLOH}	Output Rise time		100	ns			
T _{OHOL}	Output Fall Time		100	ns			
	Master Mode	1	1				
Тснсн	Clock Period	4 ⁽¹⁾		T _{PER}			
T _{CHCX}	Clock High Time	2T _{PER} -20ns ⁽¹⁾		T _{PER}			
T _{CLCX}	Clock Low Time	2T _{PER} -20ns ⁽¹⁾		T _{PER}			
T _{IVCL} , T _{IVCH}	Input Data Valid to Clock Edge	50		ns			
T _{CLIX} , T _{CHIX}	Input Data Hold after Clock Edge	0		ns			
T _{CLOV,} T _{CHOV}	Output Data Valid after Clock Edge		20	ns			
T _{CLOX} , T _{CHOX}	Output Data Hold Time after Clock Edge	0		ns			
T _{CLCH}	Output Data Rise time		100	ns			
Тсно	Output Data Fall Time		100	ns			

Table 1. SPI Interface Master AC Timing V_{DD} = 2.7 to 3.3 V, T_A = -40 to +85°C

Value of this parameter depends on prescacler ratio defined in bits 0,1 and 7 of SCON Register. In the above table, the ratio used is 4. As it can be set also to 8, 16, 32, 64 or 128, the factor of T_{PER} must be changed according to the new ratio. E.g. 2TPER-20ns(1) will be changed to 4TPER-20ns(1) if the prescaler ratio equals 8.

