E·X Renesas Electronics America Inc - <u>UPD70F3453GC(R)-8EA-A Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	56
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 10x12b, 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3453gc-r-8ea-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.

Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)).

The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (see **20.9 Periods in Which CPU Does Not Acknowledge Interrupts**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



4.3.3 Port 2

Port 2 can be set to the input or output mode in 1-bit units. Port 2 has an alternate function as the following pins.

Pin Name		Pin No.			Alternate-Function Pin Name	I/O	Pull-Up ^{Note 1}
	IF3		IG3				
	GC	GC	GF	F1			
P20	23	28	56	P3	TOB1T1/TIB11/TOB11	I/O	Provided
P21	24	29	57	N3	TOB1B1/TIB12/TOB12	I/O	
P22	25	30	58	P4	TOB1T2/TIB13/TOB13	I/O	
P23	26	31	59	N4	TOB1B2/TIB10	I/O	
P24	27	32	60	M4	TOB1T3/EVTB1	I/O	
P25	28	33	61	M5	TOB1B3/TRGB1	I/O	
P26	29	34	62	M6	TOB10/TOB10FF/INTP10/ADTRG1/INTADT1	I/O	
P27	36	45	73	M11	DMS ^{Notes 2, 3}	Input	

Table 4-8.	Alternate-Function	Pins of	Port 2
------------	---------------------------	---------	--------

Notes 1. Software pull-up function

- 2. V850E/IG3 only
- **3.** The P27 pin also functions as an on-chip debug pin. The on-chip debug function or port function (including the alternate functions) can be selected by using the level of the DRST pin, as shown in the table below.

Port 2 Functions					
Low-Level Input to DRST Pin	High-Level Input to DRST Pin				
P27	DMS				

- Caution When P20 to P25 are used as TOB1T1 to TOB1T3 and TOB1B1 to TOB1B3, they go into a highimpedance state by inputting the following active signal.
 - Output of high impedance setting signal from high impedance output controller
 - Output of clock stop detection signal from clock monitor

Remark IF3: V850E/IF3

IG3: V850E/IG3

GC (V850E/IF3): 80-pin plastic LQFP (14×14)

GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) (14×14)

- GF (V850E/IG3): 100-pin plastic LQFP (14 × 20)
- F1 (V850E/IG3): 161-pin plastic FBGA (10×10)



Figure 6-7. Timing of Anytime Write

_					TAAmEES1	TAAmEES) TAAmETS	TAAmETS	0
TAAmIOC2	0	0	0	0	0	0	0/1	0/1	
									_Select valid edge of _ external trigger input (TIAm0 pir
(e) TAA The	m count e value of t	er read l he 16-bi	buffer re t counter	gister (T can be r	AAmCN	F) eading th	e TAAmC	NT regis	ter.
					· · · · · · · · · · · · · · · · · · ·	, a a g a .		0	
(f) TAA	m captu	re/comp	are regi	sters 0 a	nd 1 (TA	AmCCR) and TA	AmCCR ⁻	1)
(f) TAA If D₀ the F	m captu is set to PWM way	r e/comp the TAA reform a	are regi s AmCCR0 re as follo	sters 0 a register ows.	and 1 (TA	AmCCR(o the TA) and TA AmCCR1	AmCCR ⁻ register	1) , the cycle and active level
(f) TAA If Do the F	m captur is set to PWM way rcle = (Do	re/comp the TAA reform at + 1) × 0	are regi AmCCR0 re as follo Count clo	sters 0 a register ows. ck cycle	nd 1 (TA and D1 t	AmCCR(o the TA) and TA AmCCR1	AmCCR ⁻ register	1) , the cycle and active level
(f) TAA If Do the F Cy Ac	m captur is set to PWM way rcle = (Do tive level	re/comp the TAA veform at + 1) × C width =	are regis AmCCR0 re as follo Count clo D1 × Cou	sters 0 a register ows. ck cycle unt clock	and 1 (TA) and D ₁ t	AmCCR(o the TA) and TA AmCCR1	AmCCR register	1) , the cycle and active level
(f) TAA If D₀ the F Cy Ac Rem	m captur is set to PWM way rcle = (Do rcle = (Do rcle = evel tive level	re/comp the TAA reform at + 1) × C width = TAAm I	are regis AmCCR0 re as follo Count clo D1 × Cou	sters 0 a register ows. ck cycle unt clock	nd 1 (TA and D1 t cycle r 1 (TAAn	AmCCR(o the TA	D and TA AmCCR1	AmCCR register	1) , the cycle and active level egister 0 (TAAmOPT0) are r
(f) TAA If D₀ the F Cy Ac Rem	m captur is set to PWM way rcle = (Do tive level parks 1.	re/comp the TAA reform at + 1) × C width = TAAm I, used in	are regist AmCCR0 re as follo Count clo D1 × Cou /O contro the exte	sters 0 a register ows. ck cycle unt clock ol register rnal trigge	and 1 (TA and D ₁ t cycle r 1 (TAAm er pulse o	AmCCRi o the TA nIOC1) a	D and TA AmCCR1 nd TAAm ode.	AmCCR register	1) , the cycle and active level egister 0 (TAAmOPT0) are r

Figure 6-26. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(c) Processing of overflow when two capture registers are used

Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.

Use software when using two capture registers. An example of how to use software is shown below.



Figure 7-9. Software Processing Flow in Interval Timer Mode (2/2)

(b) Generation timing of compare match interrupt request signal (INTTTEQCm1)

The generation timing of the INTTTEQCm1 signal in the one-shot pulse output mode is different from INTTTEQCm1 signals in other mode; the INTTTEQCm1 signal is generated when the count value of the 16-bit counter matches the value of the TTmCCR1 register.

Count clock		
16-bit counter	D1 - 2 D1 - 1	D1 D1 + 1 D1 + 2
TTmCCR1 register		D1
TOTm1 pin output		Note
INTTTEQCm1 signal		Note
Note The timing is	s actually delayed by one oper	ating clock (fxx).
Remark V850E/I	F3: m = 1	
V850E/I	G3: m = 0, 1	

Usually, the INTTTEQCm1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TTmCCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOTm1 pin.

(c) Generation timing of compare match interrupt request signal (INTTTEQCm1)

The timing of generation of the INTTTEQCm1 signal in the PWM output mode differs from the timing of INTTTEQCm1 signals in other modes; the INTTTEQCm1 signal is generated when the count value of the 16-bit counter matches the value of the TTmCCR1 register.

Count clock		
16-bit counter	D1 - 2 D1 - 1	D1 D1 + 1 D1 + 2
TTmCCR1 register		D1
TOTm1 pin output		Note
INTTTEQCm1 signal		Note
Note The timing is	s actually delayed by one ope	erating clock (fxx).
Remark V850E/II	F3: m = 1	
V850E/I	G3: m = 0, 1	

Usually, the INTTTEQCm1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TTmCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOTm1 pin.

(e) T	MTm opt	ion regis	ter 0 (TTr	nOPT0)					
	TTmCCS1 TTmCCS0						TTmOVF		
TTmOPT0	0	0	0	0	0	0	0	0/1	
								Overflow flag	
(f) T T (g) T T T	 (f) TMTm counter read buffer register (TTmCNT) The value of the 16-bit counter can be read by reading the TTmCNT register. (g) TMTm capture/compare registers 0 and 1 (TTmCCR0 and TTmCCR1) These registers store the count value of the 16-bit counter when the valid edge input to the TITm0 and TITm1 pins is detected. 								
F	 Remarks 1. TMTm control register 2 (TTmCTL2), TMTm I/O control register 0 (TTmIOC0), TMTm I/O control register 3 (TTmIOC3), TMTm option register 1 (TTmOPT1), TMTm capture input select register (TTISLm), and TMTm counter write register (TTmTCW) are not used in the pulse width measurement mode. 2. V850E/IF3: m = 1 V850E/IG3: m = 0, 1 								

Figure 8-41. Register Setting in Pulse Width Measurement Mode (2/2)

(1) Operation flow in pulse width measurement mode



Figure 8-42. Software Processing Flow in Pulse Width Measurement Mode

Figure 8-56. Operation Example (When TTmSCE Bit = 1, TTmZCL Bit = 1, TTmBCL Bit = 0, TTmACL Bit = 1, TTmUDS1 and TTmUDS0 Bits = 11, TECRm = High Level, TENCm1 = Low Level, and TENCm0 = High Level) (1/3)

(TENCm0 pin input)	н	
Encoder input (TENCm1 pin input)	L	
Encoder clear input (TECRm pin input)	н	
Peripheral clock		
Clear signal	¥´`)	
TTmCNT register	N X N + 1 X 0000H	χ
Count timing signal		
TTmCCR0 register	N + 1 (when TTmCCR0 register is set to N + 1)	
INTTTEQCm0 signal	Compare match interrupt request signal is not generated.	
TTmCCR1 register	0000H (when TTmCCR1 register is set to 0000H)	
INTTTEQCm1 signal]
TTmCCR0 register	N (when TTmCCR0 register is set to N)	
	Π	



An example of calculating an overall error of A/D converters 0 and 1 is shown below.

CHAPTER 14 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)

14.1 Mode Switching Between UARTA and Other Serial Interface

14.1.1 Mode switching between UARTA0 and CSIB0

In the V850E/IF3 and V850E/IG3, UARTA0 and CSIB0 function alternately, and these pins cannot be used at the same time. To switch between UARTA0 and CSIB0, the PMC4, PFC4, and PFCE4 registers must be set in advance.

Caution The operations related to transmission and reception of UARTA0 or CSIB0 are not guaranteed if the mode is switched during transmission or reception. Be sure to disable the unit that is not used.

PMC4 PMC After reset: 00F	17 PMC46	PMC45	DMC44	-			-
After reset: 00F			FIVIC44	PMC43	PMC42	PMC41	PMC40
After reset: 00F							
Aller Tesel. 001		Addrossed		L			
7	U/ AA	Audress. I		1			
	6	5	4	3	2	1	0
PFC4 PFC	7 PFC46	PFC45	PFC44	PFC43	PFC42	PFC41	PFC40
After reset: 00H	R/W	Address: F	FFFF708F	ł			
7	6	5	4	3	2	1	0
PFCE4 PFCE	47 PFCE46	PFCE45	PFCE44	PFCE43	PFCE42	PFCE41	PFCE40
PMC	2 PFCE42	PFC42	Speci	fication of a	lternate fu	nction of P4	12 pin
0	×	×	I/O port				
1	0	0	SCKB0 I	/0			
1	0	1	INTP13	input			
1	1	0	Setting p	orohibited			
1	1	1	Setting p	orohibited			
PMC	1 PECE41	PFC41	Specit	fication of a	lternate fu	nction of P4	11 nin
	×	×	I/O port				
	0	0	SOB0 ou	utput			
1	0	1	TXDA0 o	output			
1	1	0	Setting p	orohibited			
1	1	1	Setting p	orohibited			
				<u> </u>	<i>(</i>);	(
	U PFC40	Sp 1/O nort	pecification	or alternate	e function o	of P40 pin	
	×		+				
	1		nout				

Figure 14-1. Mode Switch Settings of UARTA0 and CSIB0

(5) Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fxx yields the following equation.

FLstp = FL + 2/(fxx)

Therefore, the transfer rate during continuous transmission is as follows.

Transfer rate = $11 \times FL + 2/(fxx)$

(a) How to use CBnSCE bit

(i) In single reception mode

- <1> When the reception of the last data is ended with INTCBnR interrupt servicing, clear the CBnSCE bit to 0, and then read the CBnRX register.
- <2> When the reception is disabled after the reception of the last data has been ended, check that the CBnSTR.CBnTSF bit is 0, and then clear the CBnPWR and CBnRXE bits to 0. To continue reception, set the CBnSCE bit to 1 and start the next receive operation by performing a dummy read of the CBnRX register.

(ii) In continuous reception mode

- <1> Clear the CBnSCE bit to 0 during reception of the last data with INTCBnR interrupt servicing by the reception before the last reception, and then read the CBnRX register.
- <2> After receiving the INTCBnR signal of the last reception, read the last data from the CBnRX register.
- <3> When the reception is disabled after the reception of the last data has been ended, check that the CBnSTR.CBnTSF bit is 0, and then clear the CBnPWR and CBnRXE bits to 0. To continue reception, set the CBnSCE bit to 1 and start the next receive operation by performing a dummy read of the CBnRX register.
- Caution In continuous reception mode, the serial clock is not stopped until the reception executed when the CBnSCE bit is cleared to 0 is ended after the reception is started by a dummy read.

(4/4)

SPT0		Stop condition trig	ger			
0	Stop condition	n is not generated.				
1	Stop conditior	n is generated (termination of master device's	s transfer).			
	After the SDA line goes to low level, either set the SCL line to high level or wait until the SC					
	goes to high level. Next, after the rated amount of time has elapsed, the SDA line is changed					
	low level to high level and a stop condition is generated.					
Cautions	concerning setti	ng timing				
For maste	er reception:	Cannot be set to 1 during transfer. Can	be set to 1 only when the ACKE0 bit ha			
		been cleared to 0 and during the wait per reception.	eriod after slave has been notified of fina			
For maste	er transmission:	A stop condition may not be generated normally during the \overline{ACK} period. Set to 1 during the wait period that follows output of the ninth clock.				
 Cannot 	be set to 1 at the	e same time as the STT0 bit.				
• The SP	T0 bit can be set	t to 1 only when in master mode ^{Note} .				
 When the of eight 	ne WTIM0 bit ha clocks, note that	s been cleared to 0, if the SPT0 bit is set to t a stop condition will be generated during the	1 during the wait period that follows output e high-level period of the ninth clock.			
The WT	IM0 bit should b	be changed from 0 to 1 during the wait period	od following output of eight clocks, and th			
SPT0 bi	t should be set t	o 1 during the wait period that follows output	of the ninth clock.			
• When th	ne SPT0 bit is se	t to 1, setting the SPT0 bit to 1 again is disab	pled until the setting is cleared to 0.			
Condition	for clearing (SP	T0 bit = 0)	Condition for setting (SPT0 bit = 1)			
Cleared	by loss in arbitra	ation	Set by instruction			
Automation	tically cleared af	ter stop condition is detected	-			
When the	ne LREL0 bit = 1	(exit from communications)				
 When the 	ne IICE0 bit = 0 (operation stop)				
- Deeet						

Note Set the SPT0 bit to 1 only in master mode. However, the SPT0 bit must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, see **17.15 Cautions**.

Caution When the IICS0.TRC0 bit is set to 1, the WREL0 bit is set to 1 during the ninth clock and wait is canceled, after which the TRC0 bit is cleared to 0 and the SDA line is set to high impedance.

Remark The SPT0 bit is 0 if it is read after data setting.

17.6.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVA0 register. If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.





The slave address and the eighth bit, which specifies the transfer direction as described in **17.6.3** Transfer direction specification below, are together written to the IIC0 register and are then output. Received addresses are written to the IIC0 register.

The slave address is assigned to the higher 7 bits of the IIC0 register.

17.7.5 Arbitration loss operation (operation as slave after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC interrupt occurrence.

(1) When arbitration loss occurs during transmission of slave address data



17.12 Arbitration

When several master devices simultaneously generate a start condition (when the IICC0.STT0 bit is set to 1 before the IICS0.STD0 bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICS0.ALD0 bit) is set (1) via the timing by which the arbitration loss occurred, and the SCL and SDA lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIIC) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 bit = 1 setting that has been made by software.

For details of interrupt request timing, see 17.7 I²C Interrupt Request Signals (INTIIC).



Figure 17-12. Arbitration Timing Example

			(3/13)
Symbol	Name	Unit	Page
AD1CR4H	A/D1 conversion result register 4H	ADC1	628
AD1CR5	A/D1 conversion result register 5	ADC1	628
AD1CR5H	A/D1 conversion result register 5H	ADC1	628
AD1CR6	A/D1 conversion result register 6	ADC1	628
AD1CR6H	A/D1 conversion result register 6H	ADC1	628
AD1CR7	A/D1 conversion result register 7	ADC1	628
AD1CR7H	A/D1 conversion result register 7H	ADC1	628
AD1CR8	A/D1 conversion result register 8	ADC1	628
AD1CR8H	A/D1 conversion result register 8H	ADC1	628
AD1CR9	A/D1 conversion result register 9	ADC1	628
AD1CR9H	A/D1 conversion result register 9H	ADC1	628
AD1CTC	A/D converter 1 conversion time control register	ADC1	625
AD1CTL0	A/D converter 1 control register	ADC1	632
AD1ECR0	A/D1 conversion result extension register 0	ADC1	638
AD1ECR0H	A/D1 conversion result extension register 0H	ADC1	638
AD1ECR1	A/D1 conversion result extension register 1	ADC1	638
AD1ECR1H	A/D1 conversion result extension register 1H	ADC1	638
AD1ECR2	A/D1 conversion result extension register 2	ADC1	638
AD1ECR2H	A/D1 conversion result extension register 2H	ADC1	638
AD1ECR3	A/D1 conversion result extension register 3	ADC1	638
AD1ECR3H	A/D1 conversion result extension register 3H	ADC1	638
AD1ECR4	A/D1 conversion result extension register 4	ADC1	638
AD1ECR4H	A/D1 conversion result extension register 4H	ADC1	638
AD1FLG	A/D converter 1 flag register	ADC1	640
AD1FLGB	A/D converter 1 flag buffer register	ADC1	641
AD1IC	Interrupt control register	INTC	1000
AD10CKS	A/D converter 1 clock select register	ADC1	643
AD1SCM	A/D converter 1 scan mode register	ADC1	623
AD1SCMH	A/D converter 1 scan mode register H	ADC1	623
AD1SCML	A/D converter 1 scan mode register L	ADC1	623
AD1TSEL	A/D converter 1 trigger select register	ADC1	633
AD2CR0	A/D2 conversion result register 0	ADC2	695
AD2CR0H	A/D2 conversion result register 0H	ADC2	695
AD2CR1	A/D2 conversion result register 1	ADC2	695
AD2CR1H	A/D2 conversion result register 1H	ADC2	695
AD2CR2	A/D2 conversion result register 2	ADC2	695
AD2CR2H	A/D2 conversion result register 2H	ADC2	695
AD2CR3	A/D2 conversion result register 3	ADC2	695
AD2CR3H	A/D2 conversion result register 3H	ADC2	695
AD2CR4	A/D2 conversion result register 4	ADC2	695
AD2CR4H	A/D2 conversion result register 4H	ADC2	695
AD2CR5	A/D2 conversion result register 5	ADC2	695
AD2CR5H	A/D2 conversion result register 5H	ADC2	695
AD2CR6	A/D2 conversion result register 6	ADC2	695