## 



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CSI, EBI/EMI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	56
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 10x12b, 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3453gf-r-gas-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

15.9	<b>Control Flo</b>	w	793
15.10	Cautions		804
CHAPTE	R 16 CLOC	KED SERIAL INTERFACE B (CSIB)	806
16.1	Mode Swite	ching Between CSIB and Other Serial Interface	806
	16.1.1 Mod	le switching between CSIB0 and UARTA0	806
	16.1.2 Mod	le switching between CSIB1 and UARTA2	807
	16.1.3 Mod	le switching between CSIB2 and UARTB	808
16.2	Features		809
16.3	Configurati	on	810
16.4	Control Reg	gisters	812
16.5	Operation .		819
	16.5.1 Sing	gle transfer mode (master mode, transmission mode)	819
	16.5.2 Sing	gle transfer mode (master mode, reception mode)	821
	16.5.3 Sing	gle transfer mode (master mode, transmission/reception mode)	823
	16.5.4 Sing	gle transfer mode (slave mode, transmission mode)	825
	16.5.5 Sing	gle transfer mode (slave mode, reception mode)	827
	16.5.6 Sing	gle transfer mode (slave mode, transmission/reception mode)	829
	16.5.7 Con	tinuous transfer mode (master mode, transmission mode)	831
	16.5.8 Con	tinuous transfer mode (master mode, reception mode)	833
		tinuous transfer mode (master mode, transmission/reception mode)	
		tinuous transfer mode (slave mode, transmission mode)	
		tinuous transfer mode (slave mode, reception mode)	
		tinuous transfer mode (slave mode, transmission/reception mode)	
		eption error	
		ck timing	
16.6	Output Pins	S	852
СПУДТЕ	2 17 I <sup>2</sup> C B	US	952
17.1		ching Between I <sup>2</sup> C and UARTA1	
17.2			
17.3	•	on	
17.4	-		
17.5			
17.0		configuration	
17.6		initions and Control Methods	
		t condition resses	
		resses	
		o condition	
		t state	
		t state cancellation method	
17.7		t Request Signals (INTIIC)	
	-	ter device operation	
		e device operation (when receiving slave address data (address match))	
		e device operation (when receiving state address data (address mator))	
		······································	

#### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

It is recommended that 1 to 10 k $\Omega$  resistors be used when connecting to AVss2, EVDD0, EVDD1, EVDD2 (V850E/IG3 only) or EVss0, EVss1, EVss2 (V850E/IG3 only) via resistors.

Pin	Alternate-Function Pin Name		Pin	No.		I/O Circuit	Recommended Connection	
		IF3 IG3				Туре		
		GC	GC	GF	F1			
P00	TOA20/TIA20/TOA2OFF/INTP00	70	91	19	A6	5-AH		Independently connect to
P01	TOA21/TIA21/INTP01	69	90	18	B6			EVDD0, EVDD1, EVDD2 <sup>Note 1</sup>
P02 <sup>Note 1</sup>	TOA30 <sup>Note 1</sup> /TIA30 <sup>Note 1</sup> /TOA3OFF <sup>Note 1</sup> / INTP02 <sup>Note 1</sup>	-	89	17	C6			or EVsso, EVss1, EVss2 <sup>Note 1</sup> via a resistor. Leave open.
P03 <sup>Note 1</sup>	TOA31 <sup>Note 1</sup> /TIA31 <sup>Note 1</sup> /INTP03 <sup>Note 1</sup>	-	88	16	C7		Output.	
P04 <sup>Note 1</sup>	TECR0 <sup>Note 1</sup> /TIT00 <sup>Note 1</sup> /TOT00 <sup>Note 1</sup> /INTP04 <sup>Note 1</sup>	-	84	12	C8			
P05 <sup>Note 1</sup>	TENC00 <sup>Note 1</sup> /EVTT0 <sup>Note 1</sup> /INTP05 <sup>Note 1</sup>	-	83	11	C9			
P06 <sup>Note 1</sup>	TENC01 <sup>Note 1</sup> /TIT01 <sup>Note 1</sup> /TOT01 <sup>Note 1</sup> /INTP06 <sup>Note 1</sup>	-	82	10	C10			
P07 <sup>Note 1</sup>	INTP07 <sup>Note 1</sup> /CLKOUT <sup>Note 2</sup>	-	63	91	G12			
P10	TOB0T1/TIB01/TOB01/A0 <sup>Note 2</sup>	78	99	27	B3			
P11	TOB0B1/TIB02/TOB02/A1 <sup>Note 2</sup>	77	98	26	С3			
P12	TOB0T2/TIB03/TOB03/A2 <sup>Note 2</sup>	76	97	25	A4			
P13	TOB0B2/TIB00/A3 <sup>Note 2</sup>	75	96	24	B4			
P14	TOB0T3/EVTB0/A4 <sup>Note 2</sup>	74	95	23	C4			
P15	TOB0B3/TRGB0/A5 <sup>Note 2</sup>	73	94	22	A5			
P16	TOB0OFF/INTP08/ADTRG0/INTADT0/A6 <sup>Note 2</sup>	72	93	21	B5			
P17	TOB00/INTP09/A7 <sup>Note 2</sup>	71	92	20	C5			
P20	TOB1T1/TIB11/TOB11	23	28	56	P3			
P21	TOB1B1/TIB12/TOB12	24	29	57	N3			
P22	TOB1T2/TIB13/TOB13	25	30	58	P4			
P23	TOB1B2/TIB10	26	31	59	N4			
P24	TOB1T3/EVTB1	27	32	60	M4			
P25	TOB1B3/TRGB1	28	33	61	M5			
P26	TOB10/TOB1OFF/INTP10/ADTRG1/INTADT1	29	34	62	M6			
P27	DMS <sup>Note 1</sup>	36	45	73	M11			

Notes 1. V850E/IG3 only

**2.**  $\mu$ PD70F3454GC-8EA-A and 70F3454F1-DA9-A only

Remark IF3: V850E/IF3

IG3: V850E/IG3

GC (V850E/IF3): 80-pin plastic LQFP (14 × 14)

GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

GF (V850E/IG3): 100-pin plastic LQFP (14  $\times$  20)

F1 (V850E/IG3): 161-pin plastic FBGA ( $10 \times 10$ )



Figure 6-18. Basic Timing in External Event Count Mode

#### (d) Conflict between trigger detection and match with CCR0 buffer register

If the trigger is detected immediately after the INTTAmCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOAm1 pin is extended by time from generation of the INTTAmCC0 signal to trigger detection.



If the trigger is detected immediately before the INTTAmCC0 signal is generated, the INTTAmCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOAm1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.





Figure 6-29. Basic Timing in One-Shot Pulse Output Mode

When the TAAmCE bit is set to 1, 16-bit timer/event counter AA waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOAm1 pin. After the one-shot pulse is output, the 16-bit counter is cleared to 0000H, stops counting, and waits for a trigger. When the trigger is generated again, the 16-bit counter starts counting from 0000H. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TAAmCCR1 register) × Count clock cycle

Active level width = (Set value of TAAmCCR0 register – Set value of TAAmCCR1 register + 1) × Count clock cycle

The compare match interrupt request signal (INTTAmCC0) is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal (INTTAmCC1) is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input (TIAm0 pin) or setting the software trigger (TAAmCTL1.TAAnEST bit) to 1 is used as the trigger.

**Remark** V850E/IF3: m = 2, 4 V850E/IG3: m = 2 to 4







Figure 7-29. Basic Timing in PWM Output Mode

#### (2) PWM output mode operation timing

#### (a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TABnCCR1 register last. Rewrite the TABnCCRa register after writing the TABnCCR1 register after the INTTBnCC0 signal is detected.



#### (b) Pulse width measurement with capture register

When pulse width measurement is performed with the TABnCCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTBnCCa signal has been detected and for calculating an interval.



#### (1) 16-bit counter

This 16-bit counter can count internal clocks or external events. The count value of this counter can be read by using the TTnCNT register. When the TTnCTL0.TTnCE bit = 0, the value of the 16-bit counter is FFFFH. If the TTnCNT register is read at this time, 0000H is read. Reset sets the TTnCE bit to 0.

#### (2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TTnCCR0 register is used as a compare register, the value written to the TTnCCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTTEQCn0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is set to 0000H after reset, and the TTnCCR0 register is set to 0000H.

#### (3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TTnCCR1 register is used as a compare register, the value written to the TTnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTTEQCn1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is set to 0000H after reset, and the TTnCCR1 register is set to 0000H.

#### (4) Edge detector

This circuit detects the valid edges input to the TIT00 (V850E/IG3 only), TIT01 (V850E/IG3 only), TIT10, TIT11, EVTT0 (V850E/IG3 only), EVTT1, TENC00 (V850E/IG3 only), TENC01 (V850E/IG3 only), TENC10, TENC11, TECR0 (V850E/IG3 only), and TECR1 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TTmIOC1, TTmIOC2, and TTmIOC3 registers.

#### (5) Output controller

This circuit controls the output of the TOT00 (V850E/IG3 only), TOT01 (V850E/IG3 only), TOT10, and TOT11 pins. The output controller is controlled by the TTmIOC0 registers.

#### (6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

#### (7) Counter control

The count operation is controlled by the timer mode selected by the TTnCTL1 register.

#### 8.4 Registers

#### (1) TMTn control register 0 (TTnCTL0)

The TTnCTL0 register is an 8-bit register that controls the operation of TMTn. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TTnCTL0 register by software.

	<7>	6	5	4	3	2	1	0		
TTnCTL0	TTnCE	0	0	0	0	TTnCKS2	TTnCKS1	TTnCKS0		
(n = 0, 1)										
	TTnCE			TMTn	operatior	control				
	0	TMTn ope	eration disa	bled (TMTr	reset as	ynchronously	/ <sup>Note</sup> )			
	1	TMTn ope	ITn operation enabled. TMTn operation start							
	TTnCKS2	TTnCKS1	TTnCKS0		Interna	I count clock	selection			
	0	0	0	fxx/2						
	0	0	1	fxx/4						
	0	1	0	fxx/8						
	0	1	1	fxx/16						
	1	0	0	fxx/64						
	1	0	1	fxx/256						
	1	1	0	fxx/1024						
	1	1	1	fxx/2048						
The TTnOPT0. (TOT00 (V850E register set stat 1).	/IG3 only)	, TOT01 (	V850E/IG	3 only), T	OT10, a	nd TOT11 p	oins) are	reset to th		
	ne value o imultaneo	of the TTn	CE bit is			bit = 0. to 1, the T⊺	InCKS2	to TTnCK		

#### (2) Anytime write and batch write

The TTnCCR0 and TTnCCR1 registers in TMTn can be rewritten during timer operation (TTnCTL0.TTnCE bit = 1), but the write method (anytime write, batch write) of the CCR0 and CCR1 buffer registers differs depending on the mode.

#### (a) Anytime write

In this mode, data is transferred at any time from the TTnCCR0 and TTnCCR1 registers to the CCR0 and CCR1 buffer registers during timer operation (n = 0, 1).





When the TTnCCR1 register is set to the same value as the TTnCCR0 register, the INTTTEQCn0 signal is generated at the same timing as the INTTTEQCn1 signal and the TOTm1 pin output is inverted. In other words, a PWM waveform with a duty factor of 50% can be output from the TOTm1 pin.

The following shows the operation when the TTnCCR1 register is set to other than the value set in the TTnCCR0 register.

If the set value of the TTnCCR1 register is less than the set value of the TTnCCR0 register, the INTTTEQCn1 signal is generated once per cycle. At the same time, the output of the TOTm1 pin is inverted.

The TOTm1 pin outputs a PWM waveform with a duty factor of 50% after outputting a short-width pulse.



Figure 8-12. Timing Chart When  $D_{01} \ge D_{11}$ 



Figure 12-11. Relationship Between Analog Input Voltage and A/D Conversion Results

#### CHAPTER 14 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)

#### 14.1 Mode Switching Between UARTA and Other Serial Interface

#### 14.1.1 Mode switching between UARTA0 and CSIB0

In the V850E/IF3 and V850E/IG3, UARTA0 and CSIB0 function alternately, and these pins cannot be used at the same time. To switch between UARTA0 and CSIB0, the PMC4, PFC4, and PFCE4 registers must be set in advance.

# Caution The operations related to transmission and reception of UARTA0 or CSIB0 are not guaranteed if the mode is switched during transmission or reception. Be sure to disable the unit that is not used.

	7	6	5	4	3	2	1	0	
PMC4	PMC47	PMC46	PMC45	PMC44	PMC43	PMC42	PMC41	PMC40	
	L								
Aftor ro	set: 00H	R/W	Addroco: [	FFFF468H	L				
Aller Te	Sel. 00H		Auuress. r		1				
	7	6	5	4	3	2	1	0	
PFC4	PFC47	PFC46	PFC45	PFC44	PFC43	PFC42	PFC41	PFC40	
After re:	set: 00H	R/W	Address: F	FFFF708H	ł				
	7	6	5	4	3	2	1	0	
PFCE4	, PFCE47	PFCE46	PFCE45	PFCE44	PFCE43	PFCE42	PFCE41	PFCE40	
11021	110247	110240	110243	110244	110243	110242	110241	110240	
	PMC42	PFCE42	PFC42	Snecif	ication of a	lternate fu	action of P	12 nin	
	0	×	×	I/O port				12 pm	
	1	0	0	SCKB0 I	/0				
	1	0	1	INTP13 i					
	1	1	0		rohibited				
	1	1	1	Setting prohibited					
	PMC41	PFCE41	PFC41		ication of a	lternate fu	nction of P	41 pin	
	0	×	×	I/O port					
	1	0	0	SOB0 of	-				
	1	0	1	TXDA0 c					
	1	1	0		orohibited				
	1	1	1	Setting p	orohibited				
	PMC40	PFC40	Sp	ecification	of alternate	e function o	of P40 pin		
	0	×	I/O port						
	1	0	SIB0 inp	ut					
	1	1	RXDA0 i	nput					

Figure 14-1. Mode Switch Settings of UARTA0 and CSIB0

#### (2) Operation timing



#### **17.3 Configuration**

I<sup>2</sup>C includes the following hardware.

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICF0) IIC clock select register 0 (IICCL0) IIC function expansion register 0 (IICX0) IICOPS clock select register (IICOCKS)

Table 17-1. Configuration of I<sup>2</sup>C

#### (1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations. The IIC0 register can be read or written in 8-bit units.

Reset sets IIC0 to 00H.

#### (2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode. The SVA0 register can be read or written in 8-bit units. Reset sets SVA0 to 00H.

#### (3) SO latch

The SO latch is used to retain the SDA pin's output level.

#### (4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

#### (5) Prescaler

This selects the sampling clock to be used.

#### (6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

#### (7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC). An  $I^2C$  interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

(3) When arbitration loss occurs during data transfer



#### (2) Address wait control register (AWC)

This register is used to secure the setup and hold time for the address latch.

The AWC register can set an address setup wait state or address hold wait state that is to be inserted in each bus cycle. The address setup wait state is inserted before T1 state and the address hold wait state is inserted after T1 state.

Address setup wait state and address hold wait state insertion can be set with the AWC register for each CS space.

This register can be read or written in 16-bit units.

Reset sets this register to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait state and address hold wait state insertion.
  - 2. During address setup wait state and address hold wait state, the  $\overline{WAIT}$  pin-based external wait function is disabled.
  - 3. Write to the AWC register after reset, and then do not change the set values. Also, when changing the initial values of the AWC register, do not access an external memory area until the settings are complete.

	15	14	13	12	11	10	9	8	
AWC	1	1	1	1	1	1	1	1	
CSn signal									
	7	6	5	4	3	2	1	0	
	1	1	1	1	AHW1	ASW1	AHW0	ASW0	
CSn signal					C	 S1	C	30	
	AHWn Specification of address hold wait state inserted in each CSn space (n = 0,								
	0	0 Not inserted   1 Inserted							
	1								
	ASWn	Specification	on of addre	ess setup w	ait state inse	erted in eac	h CSn spac	e (n = 0, 1)	
	0	Not inser	ted						
	1	1 Inserted							

#### 21.4 IDLE Mode

#### 21.4.1 Setting and operation status

The IDLE mode is set by clearing (0) the PSMR.PSM0 bit and setting (1) the PSC.STB bit in the normal operation mode.

In the IDLE mode, the clock generator and PLL continue operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with an external clock continue operating.

Table 21-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The clock generator and PLL do not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

## Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

#### 21.4.2 Releasing IDLE mode

The IDLE mode is released by an unmasked external interrupt request signal (INTP00, INTP01, INTP02 to INTP07 (V850E/IG3 only), INTP08 to INTP13, INTP17, INTP18, INTADT0, or INTADT1 pin input), an unmasked internal interrupt request signal (CSIB-related interrupt request signal in the slave mode) from the peripheral functions operable in the IDLE mode, or a reset signal (RESET pin input, reset signal (LVIRES) generation by low-voltage detector (LVI), or reset signal (POCRES) generation by power-on-clear circuit (POC)).

After the IDLE mode has been released, the normal operation mode is restored.

#### (1) Releasing IDLE mode by unmasked maskable interrupt request signal

The IDLE mode is released by an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

### Caution When PSC.INTM bit = 1, the IDLE mode cannot be released by the unmasked maskable interrupt request signal.

- (a) If an interrupt request with a priority lower than or same as the interrupt request signal currently being serviced is generated, the IDLE mode is released, but the newly generated interrupt is not acknowledged. The interrupt request signal itself is retained. Therefore, execution starts at the next instruction after the IDLE instruction.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged. Therefore, execution branches to the handler address.