

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | V850ES |
| Core Size | 32-Bit Single-Core |
| Speed | 64MHz |
| Connectivity | CSI, EBI/EMI, I ² C, UART/USART |
| Peripherals | DMA, LVD, PWM, WDT |
| Number of I/O | 56 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | A/D 10x12b, 8x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3453gf-r-gas-ax |

| | | |
|--|---|------------|
| 15.9 | Control Flow | 793 |
| 15.10 | Cautions | 804 |
| CHAPTER 16 CLOCKED SERIAL INTERFACE B (CSIB)..... | | 806 |
| 16.1 | Mode Switching Between CSIB and Other Serial Interface | 806 |
| 16.1.1 | Mode switching between CSIB0 and UARTA0 | 806 |
| 16.1.2 | Mode switching between CSIB1 and UARTA2 | 807 |
| 16.1.3 | Mode switching between CSIB2 and UARTB | 808 |
| 16.2 | Features | 809 |
| 16.3 | Configuration..... | 810 |
| 16.4 | Control Registers | 812 |
| 16.5 | Operation | 819 |
| 16.5.1 | Single transfer mode (master mode, transmission mode) | 819 |
| 16.5.2 | Single transfer mode (master mode, reception mode)..... | 821 |
| 16.5.3 | Single transfer mode (master mode, transmission/reception mode)..... | 823 |
| 16.5.4 | Single transfer mode (slave mode, transmission mode) | 825 |
| 16.5.5 | Single transfer mode (slave mode, reception mode) | 827 |
| 16.5.6 | Single transfer mode (slave mode, transmission/reception mode) | 829 |
| 16.5.7 | Continuous transfer mode (master mode, transmission mode) | 831 |
| 16.5.8 | Continuous transfer mode (master mode, reception mode)..... | 833 |
| 16.5.9 | Continuous transfer mode (master mode, transmission/reception mode)..... | 836 |
| 16.5.10 | Continuous transfer mode (slave mode, transmission mode) | 840 |
| 16.5.11 | Continuous transfer mode (slave mode, reception mode) | 842 |
| 16.5.12 | Continuous transfer mode (slave mode, transmission/reception mode) | 845 |
| 16.5.13 | Reception error | 849 |
| 16.5.14 | Clock timing | 850 |
| 16.6 | Output Pins | 852 |
| CHAPTER 17 I²C BUS..... | | 853 |
| 17.1 | Mode Switching Between I ² C and UARTA1 | 853 |
| 17.2 | Features | 854 |
| 17.3 | Configuration..... | 857 |
| 17.4 | Registers | 859 |
| 17.5 | Functions | 873 |
| 17.5.1 | Pin configuration | 873 |
| 17.6 | I ² C Bus Definitions and Control Methods | 874 |
| 17.6.1 | Start condition..... | 874 |
| 17.6.2 | Addresses..... | 875 |
| 17.6.3 | Transfer direction specification | 876 |
| 17.6.4 | ACK | 877 |
| 17.6.5 | Stop condition | 878 |
| 17.6.6 | Wait state | 879 |
| 17.6.7 | Wait state cancellation method..... | 881 |
| 17.7 | I ² C Interrupt Request Signals (INTIIC)..... | 882 |
| 17.7.1 | Master device operation | 883 |
| 17.7.2 | Slave device operation (when receiving slave address data (address match))..... | 886 |
| 17.7.3 | Slave device operation (when receiving extension code) | 890 |

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

It is recommended that 1 to 10 kΩ resistors be used when connecting to AV_{SS2}, EV_{DD0}, EV_{DD1}, EV_{DD2} (V850E/IG3 only) or EV_{SS0}, EV_{SS1}, EV_{SS2} (V850E/IG3 only) via resistors.

(1/4)

| Pin | Alternate-Function Pin Name | Pin No. | | | | I/O Circuit Type | Recommended Connection |
|-----------------------|---|---------|-----|----|-----|------------------|---|
| | | IF3 | IG3 | | | | |
| | | GC | GC | GF | F1 | | |
| P00 | TOA20/TIA20/TOA2OFF/INTP00 | 70 | 91 | 19 | A6 | 5-AH | Input: Independently connect to EV _{DD0} , EV _{DD1} , EV _{DD2} ^{Note 1} or EV _{SS0} , EV _{SS1} , EV _{SS2} ^{Note 1} via a resistor. Output: Leave open. |
| P01 | TOA21/TIA21/INTP01 | 69 | 90 | 18 | B6 | | |
| P02 ^{Note 1} | TOA30 ^{Note 1} /TIA30 ^{Note 1} /TOA3OFF ^{Note 1} /INTP02 ^{Note 1} | – | 89 | 17 | C6 | | |
| P03 ^{Note 1} | TOA31 ^{Note 1} /TIA31 ^{Note 1} /INTP03 ^{Note 1} | – | 88 | 16 | C7 | | |
| P04 ^{Note 1} | TECR0 ^{Note 1} /TIT00 ^{Note 1} /TOT00 ^{Note 1} /INTP04 ^{Note 1} | – | 84 | 12 | C8 | | |
| P05 ^{Note 1} | TENC00 ^{Note 1} /EVTT0 ^{Note 1} /INTP05 ^{Note 1} | – | 83 | 11 | C9 | | |
| P06 ^{Note 1} | TENC01 ^{Note 1} /TIT01 ^{Note 1} /TOT01 ^{Note 1} /INTP06 ^{Note 1} | – | 82 | 10 | C10 | | |
| P07 ^{Note 1} | INTP07 ^{Note 1} /CLKOUT ^{Note 2} | – | 63 | 91 | G12 | | |
| P10 | TOB0T1/TIB01/TOB01/A0 ^{Note 2} | 78 | 99 | 27 | B3 | | |
| P11 | TOB0B1/TIB02/TOB02/A1 ^{Note 2} | 77 | 98 | 26 | C3 | | |
| P12 | TOB0T2/TIB03/TOB03/A2 ^{Note 2} | 76 | 97 | 25 | A4 | | |
| P13 | TOB0B2/TIB00/A3 ^{Note 2} | 75 | 96 | 24 | B4 | | |
| P14 | TOB0T3/EVTB0/A4 ^{Note 2} | 74 | 95 | 23 | C4 | | |
| P15 | TOB0B3/TRGB0/A5 ^{Note 2} | 73 | 94 | 22 | A5 | | |
| P16 | TOB0OFF/INTP08/ADTRG0/INTADT0/A6 ^{Note 2} | 72 | 93 | 21 | B5 | | |
| P17 | TOB00/INTP09/A7 ^{Note 2} | 71 | 92 | 20 | C5 | | |
| P20 | TOB1T1/TIB11/TOB11 | 23 | 28 | 56 | P3 | | |
| P21 | TOB1B1/TIB12/TOB12 | 24 | 29 | 57 | N3 | | |
| P22 | TOB1T2/TIB13/TOB13 | 25 | 30 | 58 | P4 | | |
| P23 | TOB1B2/TIB10 | 26 | 31 | 59 | N4 | | |
| P24 | TOB1T3/EVTB1 | 27 | 32 | 60 | M4 | | |
| P25 | TOB1B3/TRGB1 | 28 | 33 | 61 | M5 | | |
| P26 | TOB10/TOB1OFF/INTP10/ADTRG1/INTADT1 | 29 | 34 | 62 | M6 | | |
| P27 | DMS ^{Note 1} | 36 | 45 | 73 | M11 | | |

Notes 1. V850E/IG3 only

2. μPD70F3454GC-8EA-A and 70F3454F1-DA9-A only

Remark IF3: V850E/IF3

IG3: V850E/IG3


GC (V850E/IF3): 80-pin plastic LQFP (14 × 14)

GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) (14 × 14)

GF (V850E/IG3): 100-pin plastic LQFP (14 × 20)


F1 (V850E/IG3): 161-pin plastic FBGA (10 × 10)

Figure 6-18. Basic Timing in External Event Count Mode




(d) Conflict between trigger detection and match with CCR0 buffer register

If the trigger is detected immediately after the INTTAmCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOAm1 pin is extended by time from generation of the INTTAmCC0 signal to trigger detection.




Remark V850E/IF3: $m = 2, 4$
V850E/IG3: $m = 2$ to 4

If the trigger is detected immediately before the INTTAmCC0 signal is generated, the INTTAmCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOAm1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



Remark V850E/IF3: $m = 2, 4$
V850E/IG3: $m = 2$ to 4

Figure 6-29. Basic Timing in One-Shot Pulse Output Mode



When the TAAmCE bit is set to 1, 16-bit timer/event counter AA waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOAm1 pin. After the one-shot pulse is output, the 16-bit counter is cleared to 0000H, stops counting, and waits for a trigger. When the trigger is generated again, the 16-bit counter starts counting from 0000H. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

$$\text{Output delay period} = (\text{Set value of TAAmCCR1 register}) \times \text{Count clock cycle}$$

$$\text{Active level width} = (\text{Set value of TAAmCCR0 register} - \text{Set value of TAAmCCR1 register} + 1) \times \text{Count clock cycle}$$

The compare match interrupt request signal (INTTAmCC0) is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal (INTTAmCC1) is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input (TIAm0 pin) or setting the software trigger (TAAmCTL1.TAAmEST bit) to 1 is used as the trigger.

Remark V850E/IF3: m = 2, 4
V850E/IG3: m = 2 to 4

Figure 6-35. Software Processing Flow in PWM Output Mode (2/2)






Figure 7-29. Basic Timing in PWM Output Mode



(2) PWM output mode operation timing**(a) Changing pulse width during operation**

To change the PWM waveform while the counter is operating, write the TABnCCR1 register last.


Rewrite the TABnCCRa register after writing the TABnCCR1 register after the INTTBnCC0 signal is detected.



Remark n = 0, 1

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TABnCCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTBnCCa signal has been detected and for calculating an interval.



(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TTnCNT register.

When the TTnCTL0.TTnCE bit = 0, the value of the 16-bit counter is FFFFH. If the TTnCNT register is read at this time, 0000H is read.

Reset sets the TTnCE bit to 0.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TTnCCR0 register is used as a compare register, the value written to the TTnCCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTTEQCn0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is set to 0000H after reset, and the TTnCCR0 register is set to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TTnCCR1 register is used as a compare register, the value written to the TTnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTTEQCn1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is set to 0000H after reset, and the TTnCCR1 register is set to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIT00 (V850E/IG3 only), TIT01 (V850E/IG3 only), TIT10, TIT11, EVTT0 (V850E/IG3 only), EVTT1, TENC00 (V850E/IG3 only), TENC01 (V850E/IG3 only), TENC10, TENC11, TECR0 (V850E/IG3 only), and TECR1 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TTmIOC1, TTmIOC2, and TTmIOC3 registers.

(5) Output controller

This circuit controls the output of the TOT00 (V850E/IG3 only), TOT01 (V850E/IG3 only), TOT10, and TOT11 pins. The output controller is controlled by the TTmIOC0 registers.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

(7) Counter control

The count operation is controlled by the timer mode selected by the TTnCTL1 register.

8.4 Registers

(1) TMTn control register 0 (TTnCTL0)

The TTnCTL0 register is an 8-bit register that controls the operation of TMTn.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TTnCTL0 register by software.

| | | | | | | | | |
|------------------|-------|---------|--|---------|--------------------------------|---------|---------|---------|
| After reset: 00H | | R/W | Address: TT0CTL0 FFFFF580H, TT1CTL0 FFFFF5C0H | | | | | |
| | | <7> | 6 | 5 | 4 | 3 | 2 | 1 0 |
| TTnCTL0 | TTnCE | 0 | 0 | 0 | 0 | TTnCKS2 | TTnCKS1 | TTnCKS0 |
| (n = 0, 1) | | | | | | | | |
| | | TTnCE | TMTn operation control | | | | | |
| | | 0 | TMTn operation disabled (TMTn reset asynchronously ^{Note}) | | | | | |
| | | 1 | TMTn operation enabled. TMTn operation start | | | | | |
| | | TTnCKS2 | TTnCKS1 | TTnCKS0 | Internal count clock selection | | | |
| | | 0 | 0 | 0 | fxx/2 | | | |
| | | 0 | 0 | 1 | fxx/4 | | | |
| | | 0 | 1 | 0 | fxx/8 | | | |
| | | 0 | 1 | 1 | fxx/16 | | | |
| | | 1 | 0 | 0 | fxx/64 | | | |
| | | 1 | 0 | 1 | fxx/256 | | | |
| | | 1 | 1 | 0 | fxx/1024 | | | |
| | | 1 | 1 | 1 | fxx/2048 | | | |

Note The TTnOPT0.TTnOVF bit and the 16-bit counter are reset simultaneously. Moreover, timer outputs (TOT00 (V850E/IG3 only), TOT01 (V850E/IG3 only), TOT10, and TOT11 pins) are reset to the TTmLOC0 register set status at the same time as the 16-bit counter is reset (V850E/IF3: m = 1, V850E/IG3: m = 0, 1).

Cautions 1. Set the TTnCKS2 to TTnCKS0 bits when the TTnCE bit = 0.

When the value of the TTnCE bit is changed from 0 to 1, the TTnCKS2 to TTnCKS0 bits can be set simultaneously.

2. Be sure to set bits 3 to 6 to "0".

Remark fxx: Peripheral clock


(2) Anytime write and batch write

The TTnCCR0 and TTnCCR1 registers in TMTn can be rewritten during timer operation (TTnCTL0.TTnCE bit = 1), but the write method (anytime write, batch write) of the CCR0 and CCR1 buffer registers differs depending on the mode.

(a) Anytime write

In this mode, data is transferred at any time from the TTnCCR0 and TTnCCR1 registers to the CCR0 and CCR1 buffer registers during timer operation ($n = 0, 1$).

Figure 8-3. Flowchart of Basic Operation for Anytime Write




When the TTnCCR1 register is set to the same value as the TTnCCR0 register, the INTTTEQCn0 signal is generated at the same timing as the INTTTEQCn1 signal and the TOTm1 pin output is inverted. In other words, a PWM waveform with a duty factor of 50% can be output from the TOTm1 pin.

The following shows the operation when the TTnCCR1 register is set to other than the value set in the TTnCCR0 register.

If the set value of the TTnCCR1 register is less than the set value of the TTnCCR0 register, the INTTTEQCn1 signal is generated once per cycle. At the same time, the output of the TOTm1 pin is inverted.


The TOTm1 pin outputs a PWM waveform with a duty factor of 50% after outputting a short-width pulse.

Figure 8-12. Timing Chart When $D_{01} \geq D_{11}$



Remark V850E/IF3: $n = 0, 1, m = 1$
V850E/IG3: $n = 0, 1, m = 0, 1$

Figure 12-11. Relationship Between Analog Input Voltage and A/D Conversion Results



Remark A/D converter 0: $n = 0$, $m = 0$ to 15, $k = 0$ to 5, $a = 0$ to 4
 A/D converter 1: $n = 1$, $m = 0$ to 15, $k = 0$ to 7, $a = 0$ to 4

CHAPTER 14 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)

14.1 Mode Switching Between UARTA and Other Serial Interface

14.1.1 Mode switching between UARTA0 and CSIB0

In the V850E/IF3 and V850E/IG3, UARTA0 and CSIB0 function alternately, and these pins cannot be used at the same time. To switch between UARTA0 and CSIB0, the PMC4, PFC4, and PFCE4 registers must be set in advance.


Caution The operations related to transmission and reception of UARTA0 or CSIB0 are not guaranteed if the mode is switched during transmission or reception. Be sure to disable the unit that is not used.

Figure 14-1. Mode Switch Settings of UARTA0 and CSIB0

| | | | |
|--|--------|--------|--------------------|
| After reset: 00H R/W Address: FFFFF448H | | | |
| PMC4 | 7 | 6 | 5 |
| | 4 | 3 | 2 |
| | 1 | 0 | |
| | PMC47 | PMC46 | PMC45 |
| | PMC44 | PMC43 | PMC42 |
| | PMC41 | PMC40 | |
| After reset: 00H R/W Address: FFFFF468H | | | |
| PFC4 | 7 | 6 | 5 |
| | 4 | 3 | 2 |
| | 1 | 0 | |
| | PFC47 | PFC46 | PFC45 |
| | PFC44 | PFC43 | PFC42 |
| | PFC41 | PFC40 | |
| After reset: 00H R/W Address: FFFFF708H | | | |
| PFCE4 | 7 | 6 | 5 |
| | 4 | 3 | 2 |
| | 1 | 0 | |
| | PFCE47 | PFCE46 | PFCE45 |
| | PFCE44 | PFCE43 | PFCE42 |
| | PFCE41 | PFCE40 | |
| Specification of alternate function of P42 pin | | | |
| PMC42 | PFCE42 | PFC42 | |
| 0 | × | × | I/O port |
| 1 | 0 | 0 | SCKB0 I/O |
| 1 | 0 | 1 | INTP13 input |
| 1 | 1 | 0 | Setting prohibited |
| 1 | 1 | 1 | Setting prohibited |
| Specification of alternate function of P41 pin | | | |
| PMC41 | PFCE41 | PFC41 | |
| 0 | × | × | I/O port |
| 1 | 0 | 0 | SOB0 output |
| 1 | 0 | 1 | TXDA0 output |
| 1 | 1 | 0 | Setting prohibited |
| 1 | 1 | 1 | Setting prohibited |
| Specification of alternate function of P40 pin | | | |
| PMC40 | PFC40 | | |
| 0 | × | | I/O port |
| 1 | 0 | | SIB0 input |
| 1 | 1 | | RXDA0 input |

Remark × = don't care

(2) Operation timing



- (1) Write 07H to the CBNCTL1 register, and select communication type 1, communication clock (f_{CLK}) = external clock (\overline{SCKBn}), and slave mode.
- (2) Write 00H to the CBNCTL2 register, and set the transfer data length to 8 bits.
- (3) Write C1H to the CBNCTL0 register, and select the transmission mode and MSB first at the same time as enabling the operation of the communication clock (f_{CLK}).
- (4) The CBNSTR.CBN_TSF bit is set to 1 by writing the transmit data to the CBN_TX register, and the device waits for a serial clock input.
- (5) When a serial clock is input, output the transmit data from the SOBn pin in synchronization with the serial clock.
- (6) When transmission of the transfer data length set with the CBNCTL2 register is completed, stop the serial clock input and transmit data output, generate the reception end interrupt request signal (INTCBnR) at the last edge of the serial clock, and clear the CBN_TSF bit to 0.
- (7) To continue transmission, write the transmit data to the CBN_TX register again after the INTCBnR signal is generated, and wait for a serial clock input.
- (8) To end transmission, write the CBNCTL0.CBN_PWR bit = 0 and the CBNCTL0.CBN_TXE bit = 0.

Remark n = 0 to 2

17.3 Configuration

I²C includes the following hardware.

Table 17-1. Configuration of I²C

| Item | Configuration |
|-------------------|---|
| Registers | IIC shift register 0 (IIC0) Slave address register 0 (SVA0) |
| Control registers | IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICF0) IIC clock select register 0 (IICCL0) IIC function expansion register 0 (IICX0) IICOPS clock select register (IICOCKS) |

(1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8-bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations.

The IIC0 register can be read or written in 8-bit units.

Reset sets IIC0 to 00H.

(2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode.

The SVA0 register can be read or written in 8-bit units.

Reset sets SVA0 to 00H.

(3) SO latch

The SO latch is used to retain the SDA pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator


This circuit controls the generation of interrupt request signals (INTIIC).

An I²C interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

(3) When arbitration loss occurs during data transfer

<1> When IICC0.WTIM0 bit = 0



▲1: IICS0 register = 10001110B


▲2: IICS0 register = 01000000B

Δ 3: IICS0 register = 00000001B

Remark ▲: Always generated

Δ: Generated only when SPIE0 bit = 1

<2> When WTIM0 bit = 1



▲1: IICS0 register = 10001110B

▲2: IICS0 register = 01000100B

Δ 3: IICS0 register = 00000001B

Remark ▲: Always generated

Δ: Generated only when SPIE0 bit = 1

(2) Address wait control register (AWC)

This register is used to secure the setup and hold time for the address latch.

The AWC register can set an address setup wait state or address hold wait state that is to be inserted in each bus cycle. The address setup wait state is inserted before T1 state and the address hold wait state is inserted after T1 state.


Address setup wait state and address hold wait state insertion can be set with the AWC register for each CS space.

This register can be read or written in 16-bit units.

Reset sets this register to FFFFH.

- Cautions**
1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait state and address hold wait state insertion.
 2. During address setup wait state and address hold wait state, the $\overline{\text{WAIT}}$ pin-based external wait function is disabled.
 3. Write to the AWC register after reset, and then do not change the set values. Also, when changing the initial values of the AWC register, do not access an external memory area until the settings are complete.

After reset: FFFFH R/W Address: FFFFF488H



Caution Be sure to set bits 4 to 15 to “1”. If they are set to “0”, the operation is not guaranteed.

21.4 IDLE Mode

21.4.1 Setting and operation status

The IDLE mode is set by clearing (0) the PSMR.PSM0 bit and setting (1) the PSC.STB bit in the normal operation mode.

In the IDLE mode, the clock generator and PLL continue operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with an external clock continue operating.

Table 21-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The clock generator and PLL do not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

21.4.2 Releasing IDLE mode

The IDLE mode is released by an unmasked external interrupt request signal (INTP00, INTP01, INTP02 to INTP07 (V850E/IG3 only), INTP08 to INTP13, INTP17, INTP18, INTADT0, or INTADT1 pin input), an unmasked internal interrupt request signal (CSIB-related interrupt request signal in the slave mode) from the peripheral functions operable in the IDLE mode, or a reset signal (RESET pin input, reset signal (LVIRE) generation by low-voltage detector (LVI), or reset signal (POCRES) generation by power-on-clear circuit (POC)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by unmasked maskable interrupt request signal

The IDLE mode is released by an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

Caution When PSC.INTM bit = 1, the IDLE mode cannot be released by the unmasked maskable interrupt request signal.

- (a) If an interrupt request with a priority lower than or same as the interrupt request signal currently being serviced is generated, the IDLE mode is released, but the newly generated interrupt is not acknowledged. The interrupt request signal itself is retained. Therefore, execution starts at the next instruction after the IDLE instruction.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged. Therefore, execution branches to the handler address.