E·X Renesas Electronics America Inc - <u>UPD70F3454GC(R)-8EA-A Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	56
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 10x12b, 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3454gc-r-8ea-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

								(3/4)
Pin	Alternate-Function Pin Name		Pin	No.		I/O Circuit	Rec	commended Connection
		IF3		IG3		Туре		
		GC	GC	GF	F1			
PDL4	AD4 ^{Note 1}	61	77	5	C11	5-AG	Input:	Independently connect to
PDL5	AD5 ^{Note 1} /FLMD1	60	76	4	A12			EVDD0, EVDD1, EVDD2 ^{Note 2}
PDL6	AD6 ^{Note 1}	59	75	3	B12			or EVsso, EVssi, EVssi ^{Note 2} via a resistor.
PDL7	AD7 ^{Note 1}	58	74	2	C14		Output	Leave open.
PDL8	AD8 ^{Note 1}	57	73	1	C13			
PDL9	AD9 ^{Note 1}	56	72	100	D14			
PDL10 ^{Note 2}	AD10 ^{Note 1}	-	71	99	D13			
PDL11 ^{Note 2}	AD11 ^{Note 1}	-	70	98	D12			
PDL12 ^{Note 2}	AD12 ^{Note 1}	-	69	97	E14			
PDL13 ^{Note 2}	AD13 ^{Note 1}	-	68	96	E13			
PDL14 ^{Note 2}	AD14 ^{Note 1}	-	67	95	E12			
PDL15 ^{Note 2}	AD15 ^{Note 1}	-	66	94	F12			
ANI00	ANI05	1	2	30	D1	7-C	Conne	ct to AVsso or AVss1.
ANI01	_	2	3	31	D2			
ANI02	_	3	4	32	E3			
ANI03	CREF0L	4	5	33	F3			
ANI04	CREF0F	5	6	34	F4			
ANI10	ANI15	16	17	45	J1			
ANI11	ANI16	15	16	44	J2			
ANI12	ANI17	14	15	43	НЗ			
ANI13	CREF1L	13	14	42	G3			
ANI14	CREF1F	12	13	41	G4			

Notes 1. *μ*PD70F3454GC-8EA-A and 70F3454F1-DA9-A only

2. V850E/IG3 only

Remark IF3: V850E/IF3

IG3: V850E/IG3

GC (V850E/IF3): 80-pin plastic LQFP (14×14)

GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) (14 \times 14)

GF (V850E/IG3): 100-pin plastic LQFP (14×20)

F1 (V850E/IG3): 161-pin plastic FBGA (10×10)

(2/1	4)
------	----

Address	Function Register Name	Symbol	R/W	Bit	Units	for	After Reset
				Ma	nipulat	ion	
				1	8	16	
FFFFF100H	Interrupt mask register 0	IMR0	R/W			\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L		\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H		\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1				\checkmark	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L		\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H		\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2				\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L		\checkmark	\checkmark		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H		\checkmark	\checkmark		FFH
FFFFF106H	Interrupt mask register 3	IMR3				\checkmark	FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L		\checkmark	\checkmark		FFH
FFFFF107H	Interrupt mask register 3H	IMR3H		\checkmark	\checkmark		FFH
FFFFF108H	Interrupt mask register 4	IMR4				\checkmark	FFFFH
FFFFF108H	Interrupt mask register 4L	IMR4L		\checkmark	\checkmark		FFH
FFFFF109H	Interrupt mask register 4H	IMR4H		\checkmark	\checkmark		FFH
FFFFF10AH	Interrupt mask register 5	IMR5				\checkmark	FFFFH
FFFFF10AH	Interrupt mask register 5L	IMR5L		\checkmark	\checkmark		FFH
FFFFF10BH	Interrupt mask register 5H	IMR5H		\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	LVILIC		\checkmark	\checkmark		47H
FFFFF112H	Interrupt control register	LVIHIC			\checkmark		47H
FFFFF114H	Interrupt control register	PIC00		\checkmark	\checkmark		47H
FFFFF116H	Interrupt control register	PIC01		\checkmark	\checkmark		47H
FFFFF118H	Interrupt control register	PIC02 ^{Note}		\checkmark	\checkmark		47H
FFFFF11AH	Interrupt control register	PIC03 ^{Note}		\checkmark	\checkmark		47H
FFFFF11CH	Interrupt control register	PIC04 ^{Note}		\checkmark	\checkmark		47H
FFFFF11EH	Interrupt control register	PIC05 ^{Note}		\checkmark	\checkmark		47H
FFFFF120H	Interrupt control register	PIC06 ^{Note}		\checkmark	\checkmark		47H
FFFFF122H	Interrupt control register	PIC07 ^{Note}		\checkmark	\checkmark		47H
FFFFF124H	Interrupt control register	PIC08		\checkmark	\checkmark		47H
FFFFF126H	Interrupt control register	PIC09		\checkmark	\checkmark		47H
FFFFF128H	Interrupt control register	PIC10		\checkmark	\checkmark		47H
FFFFF12AH	Interrupt control register	PIC11		\checkmark	\checkmark		47H
FFFFF12CH	Interrupt control register	PIC12		\checkmark	\checkmark		47H
FFFFF12EH	Interrupt control register	PIC13		\checkmark	\checkmark		47H
FFFFF130H	Interrupt control register	PIC14		\checkmark	\checkmark		47H
FFFFF132H	Interrupt control register	PIC15			\checkmark		47H
FFFFF134H	Interrupt control register	PIC16			\checkmark		47H
FFFFF136H	Interrupt control register	PIC17			\checkmark		47H
FFFFF138H	Interrupt control register	PIC18			\checkmark		47H
FFFFF13AH	Interrupt control register	CMPIC0L		\checkmark	\checkmark		47H

Note V850E/IG3 only

(7) Port settings

Set the ports as follows.



Figure 4-3. Register Settings and Pin Functions

Caution To switch to external interrupt input (INTPn) from the port mode (by changing the PMCa.PMCam bit from 0 to 1), an external interrupt may be input if a wrong valid edge is detected. Therefore, be sure to set "no edge detection" by INTRk, INTFk, ADTR, or ADTF register, select external interrupt input (INTPn), and then specify the valid edge (V850E/IF3: n = 00, 01, 08 to 18, ADT0, ADT1, a = 0 to 4, m = 0 to 7, k = 0 to 2, V850E/IG3: n = 00 to 18, ADT0, ADT1, a = 0 to 4, m = 0 to 7, k = 0 to 2).

When switching to the port mode from external interrupt input (INTPn) (by changing the PMCam bit = from 1 to 0), an edge may be detected. Therefore, be sure to set "no edge detection" by INTRk, INTFk, ADTR, or ADTF register, and then select the port mode.

Remark Switch to the alternate function using the following procedure (for n, see Tables 4-3 and 4-4).

- <1> Set the PFCn and PFCEn registers.
- <2> Set the PMCn register.
- <3> Set the INTRk, INTFk, ADTR, and ADTF registers (when external interrupt pin is set).

If the PMCn register is set before setting the PFCn and PFCEn registers, an unexpected peripheral function may be selected while the PFCn and PFCEn registers are being set.

4.3.6 Port 7

Port 7 is an input port with all its pins fixed to the input mode. The number of input port pins differs depending on the product.

Generic Name	Number of I/O Ports
V850E/IF3	4-bit input-only port
V850E/IG3	8-bit input-only port

Port 7 has an alternate function as the following pins.

Pin Name		Pin	No.		Alternate-Function Pin Name	I/O	Pull-Up ^{Note 1}
	IF3		IG3				
	GC	GC	GF	F1			
P70	20	25	53	L1	ANI20	Input	None
P71	19	24	52	L2	ANI21	Input	
P72	18	23	51	L3	ANI22	Input	
P73	17	22	50	K1	ANI23	Input	
P74 ^{Note 2}	-	21	49	K2	ANI24 ^{Note 2}	Input	
P75 ^{Note 2}	-	20	48	K3	ANI25 ^{Note 2}	Input	
P76 ^{Note 2}	-	19	47	K4	ANI26 ^{Note 2}	Input	
P77 ^{Note 2}	-	18	46	J4	ANI27 ^{Note 2}	Input	

Table 4-11. Alternate-Function Pins of Port 7

Notes 1. Software pull-up function

2. V850E/IG3 only

Remark IF3: V850E/IF3

IG3: V850E/IG3

GC (V850E/IF3): 80-pin plastic LQFP (14 \times 14)

- GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) (14 \times 14)
- GF (V850E/IG3): 100-pin plastic LQFP (14 \times 20)

F1 (V850E/IG3): 161-pin plastic FBGA (10×10)

Port Name	Function	PMCmn	PFCEmn	PFCmn	PMmn	Output Data	Pmn Read Value	Remark
P33	Output port	0	None	×	0	Port latch	Port latch	
	Input port				1	-	Pin level	
	SOB1	1	None	0	0	Alternate output 1	Port latch	
					1	(serial output)	Pin level	
	TXDA2	1	None	1	0	Alternate output 2	Port latch	
					1	(serial output)	Pin level	
P34	Output port	0	×	×	0	Port latch	Port latch	
	Input port				1	-	Pin level	
	SCKB1	1	0	0	0	Alternate I/O	Port latch	Output in master mode
					1	(serial I/O)	Pin level	Input in slave mode
	INTP11	1	0	1	0	-	Port latch	Alternate input (external interrupt input
					1		Pin level	(necessary to specify valid edge))
	CS0 ^{Note}	1	1	0	0	Alternate output	Port latch	
					1	(bus output)	Pin level	
P35	Output port	0	×	×	0	Port latch	Port latch	
	Input port				1	-	Pin level	
	SIB2	1	0	0	0	-	Port latch	Alternate input (serial input)
					1		Pin level	
	RXDB	1	0	1	0	-	Port latch	Alternate input (serial input)
					1		Pin level	

CHAPTER 4 PORT FUNCTIONS

Note μPD70F3454GC-8EA-A and 70F3454F1-DA9-A only

Remark ×: don't care

(6) TAAn option register 0 (TAAnOPT0)

The TAAnOPT0 register is an 8-bit register that sets the capture/compare operation and detects overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.



Figure 7-22. Setting of Registers in External Trigger Pulse Output Mode (3/3)

(d) T	ABn I/O	control re	egister 2	(TABnIC)C2)				
					TABnEES1	TABnEES0	TABnETS1	TABnETS)
TABnIOC2	0	0	0	0	0/1	0/1	0/1	0/1]
									J
									Select valid edge of
									Select valid edge of
									external event count input (EVTBn pin)
<i>(</i>) =						_\			
(e) T	ABn cou	inter read	buffer re	egister (TABnCN	Г) 			
I	he value	of the 16-	bit counte	er can be	e read by I	reading th	e IABnC	NI regis	ter.
(f) T	ABn cap	ture/com	pare regi	sters 0	to 3 (TAB	nCCR0 to	TABnC	CR3)	
lf	D₀ is set	t to the TA	ABnCCR0	register	, D1 to the	e TABnCO	CR1 regis	ster, D2 to	the TABnCCR2 register, and
C	3, to the	TABnCCF	3 register	r, the cyc	le and ac	tive level	of the PW	VM wave	orm are as follows.
	Cycle =	(D0 + 1) ×	Count cl	ock cycle	e				
	TOBn1 p	pin PWM	waveform	active le	evel width	$= D_1 \times C_0$	ount clock	k cycle	
	TOBn2 p	pin PWM	waveform	active le	evel width	$= D_2 \times Co$	ount clock	k cycle	
	TOBn3 p	pin PWM	waveform	active le	evel width	$= D_3 \times Co$	ount clock	k cycle	
F	emarks	1. TABn	I/O contr	ol registe	er 1 (TAB	nIOC1) a	nd TABn	option re	aister 0 (TABnOPT0) are not
-		used	in the exte	ernal trig	iaer pulse	output m	ode.	00.000	
		2. n = 0.	1		ger palee	o a ip at	00.01		
		b = 1	to 3						

8.6.7 Pulse width measurement mode (TTmMD3 to TTmMD0 bits = 0110)

This mode is valid only in TMT0 (V850E/IG3 only) and TMT1.

In the pulse width measurement mode, 16-bit timer/event counter T starts counting when the TTmCTL0.TTmCE bit is set to 1. Each time the valid edge input to the TITma pin has been detected, the count value of the 16-bit counter is stored in the TTmCCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TTmCCRa register after a capture interrupt request signal (INTTTEQCma) occurs.

As shown in Figure 8-40, select either the TITm0 or TITm1 pin as the capture trigger input pin and set the unused pins to "No edge detection" by using the TTmIOC1 register.



Figure 8-39. Configuration in Pulse Width Measurement Mode

(e) T	MTm opt	ion regis	ter 0 (TTr	nOPT0)				
			TTmCCS1	TTmCCS0				TTmOVF
TTmOPT0	0	0	0	0	0	0	0	0/1
								Overflow flag
(f) T T (g) T T T	MTm cou he value MTm cap hese regi ITm1 pins	unter reac of the 16-l oture/com sters store s is detect	buffer re bit counte apare reg e the cour ed.	egister (T r can be r isters 0 a nt value of	TmCNT) ead by rea nd 1 (TTn f the 16-bi	ading the ⁻ nCCR0 ar it counter	TTmCNT nd TTmC when the	register. CR1) e valid edge input to the TITm0 and
F	emarks	 TMTm contro select pulse V850E V850E 	n control r register register (width mea E/IF3: m = E/IG3: m =	egister 2 3 (TTmIC TTISLm), asurement 1 = 0, 1	(TTmCTL)C3), TMT and TMT t mode.	2), TMTm ſm option m counter	I/O contr register write reg	rol register 0 (TTmIOC0), TMTm I/O 1 (TTmOPT1), TMTm capture input gister (TTmTCW) are not used in the

Figure 8-41. Register Setting in Pulse Width Measurement Mode (2/2)

(b) If overflow does not occur immediately after start of operation

If the count operation is resumed when the TTmCTL2.TTmECC bit = 1, the 16-bit counter does not overflow if its count value that has been held is FFFFH and if the next count operation is counting up. After the counter starts operating and counts up from a count value (value of TTmTCW register = FFFFH), the counter overflows from FFFFH to 0000H. However, detection of the overflow is masked, the overflow flag (TTmEOF) is not set, and the overflow interrupt request signal (INTTTIOVm) is not generated.

Count clock		
TTmCE bit		
Peripheral clock		
Count timing signal		
Count up/down signal	L = Count up	
TTmECC bit	H	
TTmCNT register	FFFFH TTmTCW = FFFFH	Х оооон Х
TTmTCW register	FFFFH	
INTTTIOVm signal		Overflow does not occur.
TTmEOF bit		
Remark V850E/ V850E/	IF3: m = 1 IG3: m = 0, 1	

10.4.4 Operation to rewrite register with transfer function

The following seven registers are provided with a transfer function and used to control a motor. Each of registers has a buffer register.

- TABnCCR0: Register that specifies the cycle of the 16-bit counter (TAB)
- TABnCCR1: Register that specifies the duty factor of TOBnT1 (U) and TOBnB1 (U)
- TABnCCR2: Register that specifies the duty factor of TOBnT2 (V) and TOBnB2 $\overline{(V)}$
- TABnCCR3: Register that specifies the duty factor of TOBnT3 (W) and TOBnB3 (W)
- TABnOPT1: Register that specifies the culling of interrupts
- TAAnCCR0: Register that specifies the A/D conversion start trigger generation timing (TAAn during tuning operation)
- TAAnCCR1:Register that specifies the A/D conversion start trigger generation timing (TAAn during tuning operation)

The following three rewrite modes are provided in the registers with a transfer function.

• Anytime rewriting mode

This mode is specified by setting the TABnOPT0.TABnCMS bit to 1. The setting of the TABnOPT2.TABnRDE bit is ignored.

In this mode, each compare register is updated independently, and the value of the compare register is updated as soon as a new value is written to it.

• Batch rewrite mode (transfer mode)

This mode is specified by setting the TABnOPT0.TABnCMS bit to 0, the TABnOPT1.TABnID4 to TABnOPT1.TABnID0 bits to 00000, and the TABnOPT2.TABnRDE bit to 0.

When data is written to the TABnCCR1 register, the seven registers are transferred to the buffer register all at once at the next transfer timing. Unless the TABnCCR1 register is rewritten, the transfer operation is not performed even if the other six registers are rewritten.

The transfer timing is the timing of each crest (match between the 16-bit counter value and TABnCCR0 register value) and valley (match between the 16-bit counter value and 0001H) regardless of the interrupt.

Intermittent batch rewrite mode (transfer culling mode)

This mode is specified by setting the TABnOPT0.TABnCMS bit to 0 and the TABnOPT2.TABnRDE bit to 1.

When data is written to the TABnCCR1 register, the seven registers are transferred to the buffer register all at once at the next transfer timing. Unless the TABnCCR1 register is rewritten, the transfer operation is not performed even if the other six registers are rewritten.

If interrupt culling is specified by the TABnOPT1 register, the transfer timing is also culled as the interrupts are culled, and the seven registers are transferred all at once at the culled timing of crest interrupt (match between the 16-bit counter value and TABnCCR0 register value) or valley interrupt (match between the 16-bit counter value and 0001H).

For details of the interrupt culling function, see **10.4.3** Interrupt culling function.

10.4.6 A/D conversion start trigger output function

The V850E/IF3 and V850E/IG3 have a function to select four trigger sources (INTTBnOV, INTTBnCC0, INTTAnCC0, INTTAnCC1) to generate the A/D conversion start trigger signal (TABTADTn0, TABTADTn1) of A/D converters 0 and 1.

The trigger sources are specified by the TABnOPT2.TABnAT0 to TABnOPT2.TABnAT3 and TABnOPT3.TABnAT4 to TABnOPT3.TABnAT7 bits.

• TABnAT0, TABnAT4 bits = 1:

A/D conversion start trigger signal generated when INTTBnOV (counter underflow) occurs.

• TABnAT1, TABnAT5 bits = 1:

A/D conversion start trigger signal generated when INTTBnCC0 (cycle match) occurs.

• TABnAT2, TABnAT6 bits = 1:

A/D conversion start trigger signal generated when INTTAnCC0 (match of TAAnCCR0 register of TAAn during tuning operation) occurs.

• TABnAT3, TABnAT7 bits = 1:

A/D conversion start trigger signal generated when INTTAnCC1 (match of TAAnCCR1 register of TAAn during tuning operation) occurs.

The A/D conversion start trigger signals selected by the TABnAT0 to TABnAT3 and TABnAT4 to TABnAT7 bits are ORed and output. Therefore, two or more trigger sources can be specified at the same time.

The INTTBnOV and INTTBnCC0 signals selected by the TABnAT0, TABnAT1, TABnAT4, and TABnAT5 bits are culled interrupt signals.

Therefore, these signals are output after the interrupts have been culled and, unless interrupt output is enabled (TABnOPT1.TABnICE, TABnOPT1.TABnIOE bits), the A/D conversion start trigger is not output.

The trigger sources (INTTAnCC0 and INTTAnCC1) from TAAn have a function to mask the A/D conversion start trigger signal depending on the status of the up-count/down-count of the 16-bit counter, if so set by the TABnAT2, TABnAT3, TABnAT6, and TABnAT7 bits.

• TABnATM2, TABnATM6 bits:

Correspond to the TABnAT2 and TABnAT6 bits and control INTTAnCC0 (match interrupt signal) of TAAn.

• TABnATM2, TABnATM6 bits = 0

The A/D conversion start trigger signal is output when the 16-bit counter counts up (TABnOPT0.TABnCUF bit = 0), and the A/D conversion start trigger signal is not output when the 16-bit counter counts down (TABnOPT0.TABnCUF bit = 1).

• TABnATM2, TABnATM6 bits = 1

The A/D conversion start trigger signal is output when the 16-bit counter counts down (TABnOPT0.TABnCUF bit = 1), and the A/D conversion start trigger signal is not output when the 16-bit counter counts up (TABnOPT0.TABnCUF bit = 0).

• TABnATM3, TABnATM7 bits:

Correspond to the TABnAT3 and TABnAT7 bits and control INTTAnCC1 (match interrupt signal) of TAAn.

• TABnATM3, TABnATM7 bits = 0

The A/D conversion start trigger signal is output when the 16-bit counter counts up (TABnCUF bit = 0), and the A/D conversion start trigger signal is not output when the 16-bit counter counts down (TABnCUF bit = 1).

• TABnATM3, TABnATM7 bits = 1

The A/D conversion start trigger signal is output when the 16-bit counter counts down (TABnCUF bit = 1), and the A/D conversion start trigger signal is not output when the 16-bit counter counts up (TABnCUF bit = 0).



Figure 12-6. Block Diagram of Trigger Source Selector in Hardware Trigger Mode



(8) A/D converter n channel specification register 2 (ADnCH2)

The ADnCH2 register is a register that specifies the analog input pin for selection trigger 2 in the extension buffer mode.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

		7	6	5	4	3	2	1	0
A (r	DnCH2 n = 0, 1)	0	ADn TRGCH26	ADn TRGCH25	ADn TRGCH24	0	ADn TRGCH22	ADn TRGCH21	ADn TRGCH20
		ADnTRGCH26	ADnTRGCH25	ADnTRGCH24	Specification	n of anal	og input pin	for selection	on trigger 2
		0	0	0	ANIn0				
		0	0	1	ANIn1				
		0	1	0	ANIn2				
		0	1	1	ANIn3				
		1	0	0	ANIn4				
		1	0	1	ANIn5				
		1	1	0	ANI16				
		1	1	1	ANI17				
		ADnTRGCH22	ADnTRGCH21	ADnTRGCH20	Specification	n of anal	og input pin	for selection	on trigger 2
		0	0	0	ANIn0				
		0	0	1	ANIn1				
		0	1	0	ANIn2				
		0	1	1	ANIn3				
		1	0	0	ANIn4				
		1	0	1	ANIn5				
			1	0	ANI16				
		1		-					

(2) Operation of multiple channel conversion

The signals of two or more analog input pins specified by the ADnCHEN register are converted sequentially starting from the pin with the lowest number. The result of conversion is stored in the ADnCRk register corresponding to the analog input pin.

When conversion of the signals of all the specified analog input pins is completed, an A/Dn conversion end interrupt request signal (INTADn) is generated. After A/D conversion is completed, the A/D converter stops conversion operation with the ADnSCM.ADnCE bit remaining set to 1. The A/D conversion can be restarted by setting the ADnCE bit to 1.

This operation is suitable for an application where two or more analog input signals should be monitored.

Analog Input Pin	A/D Conversion Result Register
ANInk ^{Note}	ADnCRk
Ι	
ANInk ^{Note}	ADnCRk

Note Two or more can be specified by the ADnCHEN register.

However, A/D conversion is sequentially executed starting from the pin with the lowest number.

Remark A/D converter 0: n = 0, k = 0 to 5 A/D converter 1: n = 1, k = 0 to 7

Figure 12-15. Example of Multiple Channel Conversion Operation (A/D Trigger Mode): A/D Converter 0



15.3 Configuration

The block diagram of the UARTB is shown below.



Figure 15-2. Block Diagram of UARTB

(2) Operation timing



CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850E/IF3 and V850E/IG3 are provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 89 to 96 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850E/IF3 and V850E/IG3 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

20.1 Features

O Interrupts

- Non-maskable interrupts: 1 source (external: none, internal: 1 source)
- Maskable interrupts (the number of maskable interrupt sources differs depending on the product) V850E/IF3: 88 sources (external: 15 sources, internal: 73 sources) V850E/IG3: 95 sources (external: 21 sources, internal: 74 sources)
- 8 levels of programmable priorities (maskable interrupts)
- Multiple interrupt control according to priority
- Masks can be specified for each maskable interrupt request.
- Noise elimination, edge detection, and valid edge specification for external interrupt request signals.

O Exceptions

- Software exceptions: 32 sources
- Exception traps: 2 sources (illegal opcode exception and debug trap)

Interrupt sources are listed in Table 20-1.

(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When EVDD0, EVDD1, or EVDD2 (V850E/IG3 only) is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.



Table 27-8. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode
0	Don't care	Normal operation mode
EVDD	0	Flash memory programming mode
EVDD	EVDD	Setting prohibited

Remark EVDD: EVDD0, EVDD1, EVDD2 (V850E/IG3 only)

27.7.5 Port pins

When the flash memory programming mode is set, all the port pins except the pin that communicates with the flash memory programmer change to the high-impedance status. These port pins need not be processed. If problems such as disabling of the high-impedance status should occur to the external devices connected to the ports, connect them to EV_{DD0}, EV_{DD1}, EV_{DD2} (V850E/IG3 only), or EV_{SS0}, EV_{SS1}, EV_{SS2} (V850E/IG3 only) via resistors.

27.7.6 Other signal pins

Connect X1 and X2 in the same status as in the normal operation mode.