



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	4KB (4K x 8)
rogram Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	512 x 8
oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g1cdsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/3GC Group 1. Overview

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3GC Group.

Table 1.1 Specifications for R8C/3GC Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/3GC Group.
,	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	• Input-only: 1 pin
	ports	CMOS I/O ports: 19, selectable pull-up resistor
		High current drive ports: 19
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
monapio		• External Interrupt: 7 (INT × 3, Key input × 4)
		• Priority levels: 7 levels
Watchdog Time	er	• 14 bits x 1 (with prescaler)
Tratoridog Tim	01	Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	insfer Controller)	1 channel
Bro (Bata IIa	moror controller)	Activation sources: 23
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
1111101		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	Timor IXD	Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	TIME NO	Timer mode (input capture function, output compare function), PWM mode
	Timer RE	(output 3 pins), PWM2 mode (PWM output pin)
	I IIII EI KE	8 bits x 1  Pool time clock made (count seconds, minutes, hours, days of week)
	1	Real-time clock mode (count seconds, minutes, hours, days of week)

R8C/3GC Group 1. Overview

# 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View) of PWQN0024KC-A Package. Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View) of PWQN0024KC-A Package

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/3GC Group 3. Memory

# 3. Memory

## 3.1 R8C/3GC Group


Figure 3.1 is a Memory Map of R8C/3GC Group. The R8C/3GC Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte) and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

Part Number	Internal ROM			Internal RAM		
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	
R5F213G1CNSP, R5F213G1CDSP	4 Kbytes	0F000h	-	512 byte	005FFh	
R5F213G2CNNP, R5F213G2CNSP, R5F213G2CDSP	8 Kbytes	0E000h	-	1 Kbyte	007FFh	
R5F213G4CNNP, R5F213G4CNSP, R5F213G4CDSP	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh	
R5F213G5CNNP, R5F213G5CNSP, R5F213G5CDSP	24 Kbytes	0A000h	_	2 Kbytes	00BFFh	
R5F213G6CNNP, R5F213G6CNSP, R5F213G6CDSP	32 Kbytes	08000h	_	2.5 Kbytes	00DFFh	

Figure 3.1 Memory Map of R8C/3GC Group

SFR Information (2) (1) Table 4.2

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h		51.1557.46	20000000
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	Time a DO laterant Control Desireta	TDOIO	VVVVV000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h	Times DE Intermed Control Desirtes	TREIC	VVVVVOOR
004Ah 004Bh	Timer RE Interrupt Control Register UART2 Transmit Interrupt Control Register	TREIC S2TIC	XXXXX000b XXXXX000b
	UART2 Transmit Interrupt Control Register		
004Ch	UART2 Receive Interrupt Control Register Key Input Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key input interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			100000
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h	5 1 22 23 25 25		
0075h			
0076h			
0077h			
0077h			
0079h			+
0079H			
007An			
007Bh			
007Dh			
007Eh 007Fh			
UU/Fn		1	

X: Undefined

Notes: 1. 2.

- The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

Address	Pogistor	Symbol	After Reset
0080h	Register  DTC Activation Control Register	DTCTL	00h
0080h	DTC Activation Control Register	DICIL	0011
0081h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	0		
0090h			
0091h			
0092h		+	1
0092h			
0093h			
0094h		<u> </u>	
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	_		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00/ton	O/IKTO Receive Bullet Register	COND	XXh
00A711	UART2 Transmit/Receive Mode Register	U2MR	00h
		U2BRG	XXh
00A9h	UART2 Bit Rate Register		
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	HARTOT W/D : O	11222	XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h		+	<u> </u>
00BAh			
00BAI1	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 5  UART2 Special Mode Register 4		I .
LILIES L.D.		U2SMR4	00h 000X0X0Xb
	LIADTO Cassial Made Desister C		
00BDh	UART2 Special Mode Register 3	U2SMR3	
	UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR3 U2SMR2 U2SMR	X0000000b X0000000b

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

00C1h           00C2h         A/D R           00C3h         A/D R           00C4h         A/D R           00C5h         00C6h           00C7h         00C8h           00C9h         A/D R           00C9h         00CAh           00CDh         A/D R           00CDh         00CBh           00CFh         A/D R           00CDh         00CFh           00CFh         00CFh           00D0h         00D0h           00D1h         00D2h           00D3h         00D4h           00D5h         A/D R           00D3h         00D4h           00D5h         A/D R           00D3h         00D4h           00D5h         A/D R           00D5h         A/D R           00D3h         00D4h           00D6h         A/D R           00D7h         00D8h           00D8h         D/A0           00DBh         00DAh           00DBh         00DCh           00E1h         Port F           00E2h         Port F           00E3h         Port F           00E3h         Port F	Register  degister 0  degister 1  degister 2  degister 3  degister 4  degister 5  degister 6  degister 7  dode Register  put Select Register dontrol Register 0  control Register 1  Register Register Register  Control Register  Control Register	AD0  AD1  AD2  AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	After Reset  XXXh 000000Xxb  XXh 000000Xxb  O00000Xxb  O000000Xxb  O000000Xxb  O0000000Xxb  O0000000Xxb  O00000000000000000000000000000000000
00C1h         00C2h         A/D R           00C3h         A/D R           00C4h         A/D R           00C5h         00C6h         A/D R           00C7h         00C8h         A/D R           00C9h         00CAh         A/D R           00CBh         00CCh         A/D R           00CDh         00CBh         A/D R           00CDh         00CFh         A/D R           00CFh         00CFh         A/D R           00CFh         00D0h         A/D R           00D1h         00D1h         00D2h           00D3h         00D4h         A/D R           00D3h         00D3h         D/A D           00D6h         A/D R         D/A D           00D8h         D/AO         D/AO           00D8h         D/AO         D/AO           00D8h         D/AO         D/AO           00D6h         D/AO         D/AO           00D6h         D/AO         D	legister 2 legister 3 legister 4 legister 5 legister 6 legister 7 lode Register nout Select Register noutrol Register 0 lontrol Register 1 Register Register Register Register Register Register Register	AD1  AD2  AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	000000XXb XXh 000000XXb 000000XXb 000000XXb 0000000XXb 0000000XXb 00000000
00C2h         A/D R           00C3h         A/D R           00C5h         A/D R           00C5h         A/D R           00C6h         A/D R           00C9h         A/D R           00D0h         00D1h           00D1h         A/D R           00D2h         A/D R           00D3h         A/D R           00D3h         A/D R           00D3h         A/D R           00D4h         A/D R           00D3h         A/D R           00D4h         A/D R           00D5h         A/D R           00D6h         A/D R           00D7h         A/D R           00D8h         D/A0           00D8h         D/A0           00D8h         D/A0           00D8h	degister 2 degister 3 degister 4 degister 5 degister 6 degister 7 dode Register dout Select Register dout Register 0 doutrol Register 1 Register Register Register Register Register Register Register	AD2  AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb 000000XXb 000000XXb 0000000XXb 00000000
00C3h         00C4h         A/D R           00C4h         A/D R         00C5h         A/D R           00C6h         A/D R         00C7h         00C8h         A/D R           00C9h         00CAh         A/D R         00CBh         00DAh         00DAh         00D3h         00D4h         A/D R         00D3h         00D4h         A/D R         00D3h         00D4h         A/D R         00D3h         00D4h         A/D R         00D3h         00D4h         A/D L         00D5h         A/D L         00D5h         A/D L         00D5h         A/D L         00D5h         00D6h         00D7h         00D8h         D/AO         00D8h         00DAh         00DBh         00DBh         00DBh         00DBh         00DBh         00DBh         00DBh         00DBh         00E1h         00E1h         00E1h         00E1h         00E3h         00E4h         00E3h         00E4h         00E6h         00E6h         00E7h         00E7h         Port F	degister 2 degister 3 degister 4 degister 5 degister 6 degister 7 dode Register dout Select Register dout Register 0 doutrol Register 1 Register Register Register Register Register Register Register	AD2  AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 000000XXb 000000XXb 0000000XXb 00000000
00C4h         A/D R           00C5h         00C6h           00C7h         00C8h           00C9h         00C8h           00C9h         00C8h           00CBh         00CBh           00CDh         00CDh           00CEh         A/D R           00CFh         00CFh           00D0h         00D0h           00D1h         00D3h           00D3h         00D4h           00D4h         A/D R           00D3h         00D3h           00D6h         A/D R           00D7h         A/D R           00D8h         D/AD R           00D7h         A/D R           00D8h         D/AD R           00D7h         A/D R           00D8h         D/AD R           00D8h         D/AO R           00D9h         D/AO R           00D6h         D/A C           00D7h         D/A C           00D8h         D/AO R           <	degister 3 degister 4 degister 5 degister 6 degister 7 dode Register reput Select Register control Register 0 control Register 1 Register Register Register Control Register Control Register	AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 0000000000
00C5h 00C6h 00C7h 00C8h 00C9h 00CAh 00CBh 00CBh 00CCh 00CBh 00CCh 00CDh 00CEh 00D6h 00D1h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D6h 00D7h 00D8h 00B8h	degister 3 degister 4 degister 5 degister 6 degister 7 dode Register reput Select Register control Register 0 control Register 1 Register Register Register Control Register Control Register	AD3  AD4  AD5  AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 000000XXb 00000000XXb 00000000
00C6h A/D R 00C7h 00C8h A/D R 00C9h 00C9h 00C6h A/D R 00CDh 00C6h A/D R 00C6h 00D6h 00D1h 00D2h 00D3h 00D4h A/D R 00D5h A/D R 00D6h A/D C 00D7h A/D C 00D8h D/A1 00D8h 00D8h 00D8h D/A1 00D8h 00B8h	degister 4 degister 5 degister 6 degister 7 dode Register degister oput Select Register control Register 1 Register 1 Register Register Control Register Control Register	AD4  AD5  AD6  AD7  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 000h 00h 00h 00h 00h
00C8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD5  AD6  AD7  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb  0000000XXb  000h 110000000b 000h 000h 000h 000h 0
00C8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD5  AD6  AD7  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb  0000000XXb  000h 110000000b 000h 000h 000h 000h 0
00C9h 00CAh 00CBh 00CCh 00CCh 00CEh 00CFh 00CFh 00DCh 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D6h 00D7h 00D8h 00B8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb  0000000XXb  000h 11000000b 00h 00h 00h 00h 00h
00CBh 00CCh 00CDh 00CEh 00CFh 00Dh 00Dh 00D1h 00D2h 00D3h 00D4h 00D5h A/D II 00D6h 00D7h A/D CO 00D8h 00B8h	dode Register  Mode Register  Input Select Register Register  Input Select Register  Input	AD6  AD7  ADMOD  ADINSEL  ADCON0  ADCON1  DA0  DA1  DACON	000000XXb XXh 000000XXb XXh 000000XXb  0000000XXb  00h 11000000b 00h 00h 00h 00h
00CCh	dode Register  Aput Select Register Register  Aput Select Register Register  Aput Select Register Register Register  Aput Select Register Regist	AD7  ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1  DACON	XXh 000000XXb XXh 000000XXb 00h 11000000b 00h 00h 00h 00h
00CDh 00CEh 00CEh 00CFh 00D6h 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D7h 00D8h 00B8h	dode Register  Aput Select Register Register  Aput Select Register Register  Aput Select Register Register Register  Aput Select Register Regist	AD7  ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1  DACON	000000XXb XXh 000000XXb  000  11000000b 00h 00h 00h 00h 00h
00CEh	flode Register  Aput Select Register  Control Register 0  Control Register 1  Register  Register  Control Register  Control Register	ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1  DACON	XXh 000000XXb 00h 11000000b 00h 00h 00h 00h
00CFh 00D0h 00D1h 00D2h 00D3h 00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A1 00D8h 00D8h 00D8h 00D8h 00DCh 00DBh 00DCh 00DFh 00DFh 00E1h 00E1h Port F 00E3h Port F 00E6h 00E6h 00E7h Port F	flode Register  Aput Select Register  Control Register 0  Control Register 1  Register  Register  Control Register  Control Register	ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1  DACON	000000XXb  00h 11000000b 00h 00h 00h 00h
00D0h 00D1h 00D2h 00D3h 00D4h 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh 00DDh 00DEh 00DEh 00E1h Port F 00E3h Port F 00E3h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	00h 11000000b 00h 00h 00h 00h
00D1h 00D2h 00D3h 00D4h A/D M 00D5h A/D II 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D8h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00E1h 00E2h 00E3h 00E3h 00E4h 00E6h 00E6h 00E7h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	11000000b 00h 00h 00h 00h 00h
00D2h 00D3h 00D4h 00D5h 00D5h A/D II 00D6h A/D II 00D7h A/D II 00D8h 00D9h 00D8h 00DCh 00DDh 00DEh 00DEh 00DEh 00Eh 00E1h 00E2h Port F 00E3h 00E4h 00E5h 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	11000000b 00h 00h 00h 00h 00h
00D3h 00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E3h Port F 00E3h Port F 00E5h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	11000000b 00h 00h 00h 00h 00h
00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00D8h 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00E0h Port F 00E3h Port F 00E3h Port F 00E5h Port F 00E6h 00E5h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	11000000b 00h 00h 00h 00h 00h
00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DFh 00DFh 00E9h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E5h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1  DACON	11000000b 00h 00h 00h 00h 00h
00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Control Register 0 Control Register 1 Register Register Control Register  On Register PO Register P1 Register	ADCONO ADCON1 DA0 DA1  DACON	00h 00h 00h 00h
00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	control Register 1 Register Register Control Register  20 Register 11 Register	ADCON1 DA0 DA1  DACON	00h 00h 00h
00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E0h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Register Register Control Register P0 Register P1 Register	DA0 DA1 DACON	00h 00h
00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00E0h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Register Control Register P0 Register P1 Register	DA1  DACON	00h
00DAh 00DBh 00DCh 00DDh 00DEh 00E0h 00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E7h Port F	Control Register  20 Register  21 Register	DACON	
00DBh 00DCh 00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	<sup>2</sup> 0 Register <sup>21</sup> Register		00h
00DCh D/A C 00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	<sup>2</sup> 0 Register <sup>21</sup> Register		00h
00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	<sup>2</sup> 0 Register <sup>21</sup> Register		001
00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Register	PO	
00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Register	PO	
00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h O0E5h Port F 00E6h O0E7h Port F	P1 Register	PO	
00E1h Port F 00E2h Port F 00E3h Port F 00E4h O0E5h Port F 00E6h O0E7h Port F	P1 Register		XXh
00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	i register	P1	XXh
00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P0 Direction Register	PD0	00h
00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Direction Register	PD1	00h
00E5h Port F 00E6h 00E7h Port F	1 Billodion regiotor	1.51	0011
00E6h 00E7h Port F	23 Register	P3	XXh
00E7h Port F			
	23 Direction Register	PD3	00h
00E8h Port F	P4 Register	P4	XXh
00E9h			
00EAh Port F	P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh		1	
00FDh			
00FEh 00FFh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	····g·····		
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h 014Ah			
014An			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h 0159h			
0159H			
015An			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h 0167h			
0167H			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h 0176h			
0176h			
0177h 0178h			
0179h			
0179h			
017/til			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			-

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Addross	Pagistor	Symbol	After Reset
Address 01C0h	Register Address Match Interrupt Register 0	Symbol RMAD0	After Reset XXh
01C0h	Address Match Interrupt Register 0	KWADO	XXh
01C1h	-		0000XXXXb
01C2h	Address Match Interrupt Enable Register 0	AIER0	0000XXXXB
01C3h	Address Match Interrupt Enable Register 0  Address Match Interrupt Register 1	RMAD1	XXh
	Address Match Interrupt Register 1	RIVIADI	XXh
01C5h	4		
01C6h	Address Match Intervent Freshle Devister 4	AIED4	0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	1 5		
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			+
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
	Port PT Drive Capacity Control Register	PIDRR	oon
01F1h 01F2h	Drive Capacity Control Register C	DDDA	00h
	Drive Capacity Control Register 0	DRR0	
01F3h	Drive Capacity Control Register 1	DRR1	00h
04 - 41			00h
01F4h	Innuit Throokald Control Docistor C		
01F5h	Input Threshold Control Register 0	VLT0	
01F5h 01F6h	Input Threshold Control Register 0 Input Threshold Control Register 1	VLT0 VLT1	00h
01F5h 01F6h 01F7h	Input Threshold Control Register 1	VLT1	00h
01F5h 01F6h 01F7h 01F8h			
01F5h 01F6h 01F7h 01F8h 01F9h	Input Threshold Control Register 1  Comparator B Control Register 0	VLT1	00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh	Input Threshold Control Register 1	VLT1	00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0	VLT1 INTCMP INTEN	00h 00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1  Comparator B Control Register 0	VLT1	00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  INT Input Filter Select Register 0	VLT1 INTCMP INTEN INTF	00h 00h 00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0	VLT1 INTCMP INTEN	00h 00h 00h

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.7	Flash Memory	Data flash Block A to Block D	D) Electrical Characteristics
iubic o.i	i lasti metilory	Data Hash Blook A to Blook L	Licotrioai Oriaracteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	γp. Max.	
_	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	-	μS
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 <sup>(7)</sup>	-	85	°C
=	Data hold time (8)	Ambient temperature = 55 °C	20	-	=	year

#### Notes

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

Table 5.19 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	d l	Unit
Symbol	Faiailielei			Min.	Тур.	Max.	OTIL
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μА

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.20 External Clock Input (XOUT, XCIN)

Symbol	mbol Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
twl(xout)	XOUT input "L" width	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

Table 5.21 TRAIO Input

Symbol	nbol Parameter	Standard		Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	=	ns
tWH(TRAIO)	TRAIO input "H" width	40	=	ns
twl(traio)	TRAIO input "L" width	40	=	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard Min. Max.	dard	Unit
	Farameter		Offic	
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
tWL(XOUT)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	=	μS
tWL(XCIN)	XCIN input "L" width	7	-	μS




Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V

Table 5.27 TRAIO Input

Symbol	bol Parameter	Standard		Unit
Symbol	Falanielei	Min.	Max.	Oill
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
tWL(TRAIO)	TRAIO input "L" width	120	=	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 Serial Interface	<b>Table</b>	5.28	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter	Stand	dard	Unit
	Farameter	Min.	Min. Max.	Offic
tc(CK)	CLKi input cycle time	300	=	ns
tw(ckh)	CLKi input "H" width	150	-	ns
tW(CKL)	CLKi Input "L" width	150	=	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

Symbol Parameter	Darameter	Standard		Unit
	Falanielei	Min.	Min. Max.	Offic
tw(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns

#### Notes:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.32 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard Min. Max.	dard	Unit
	Falanielei		Offic	
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
twl(xout)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	=	μS
tWL(XCIN)	XCIN input "L" width	7	=	μS




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.33 TRAIO Input

Symbol Paramet	Darameter	Standard		
	raidilletei	Min. Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	=	ns
twh(traio)	TRAIO input "H" width	200	=	ns
twl(traio)	TRAIO input "L" width	200	-	ns




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.34 Seria	I Interface
------------------	-------------

Symbol	Parameter	Standard	dard	Unit
Symbol	Falameter	Min.	Max.	
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	=	ns
th(C-D)	RXDi input hold time	90	=	ns

i = 0 or 2




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.35 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
Зуппон	Falametei	Min.	Max.	Offic
tw(INH)	ĪNTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL)	ĪNTi input "L" width, Kli input "L" width	1000 (2)	-	ns

#### Notes:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.





Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/3GC Group Package Dimensions



# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

## 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



### SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.