

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 19 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 8x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-LSSOP (0.220", 5.60mm Width) |
| Supplier Device Package | 24-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g1cdsp-w4 |

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View) of PWQN0024KC-A Package. Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View) of PWQN0024KC-A Package

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

| Item | Pin Name | I/O Type | Description |
|---------------------------|--------------------------------|----------|---|
| Power supply input | VCC, VSS | — | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | — | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset input | RESET | I | Input “L” on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | I | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output | XOUT | I/O | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XCIN clock input | XCIN | I | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| XCIN clock output | XCOUT | O | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| INT interrupt input | INT0, INT1, INT3 | I | INT interrupt input pins. INT0 is timer RB, and RC input pin. |
| Key input interrupt | KI0 to KI3 | I | Key input interrupt input pins |
| Timer RA | TRAIO | I/O | Timer RA I/O pin |
| | TRAO | O | Timer RA output pin |
| Timer RB | TRBO | O | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
| | TRCTRG | I | External trigger input pin |
| | TRCIOA, TRCIOB, TRCIOD, TRCIOC | I/O | Timer RC I/O pins |
| Serial interface | CLK0, CLK2 | I/O | Transfer clock I/O pins |
| | RXD0, RXD2 | I | Serial data input pins |
| | TXD0, TXD2 | O | Serial data output pins |
| | CTS2 | I | Transmission control input pin |
| | RTS2 | O | Reception control output pin |
| | SCL2 | I/O | I ² C mode clock I/O pin |
| | SDA2 | I/O | I ² C mode data I/O pin |
| I ² C bus | SCL | I/O | Clock I/O pin |
| | SDA | I/O | Data I/O pin |
| SSU | SSI | I/O | Data I/O pin |
| | SCS | I/O | Chip-select signal I/O pin |
| | SSCK | I/O | Clock I/O pin |
| | SSO | I/O | Data I/O pin |

I: Input O: Output I/O: Input and output

Note:

- Refer to the oscillator manufacturer for oscillation characteristics.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
|---------|--|----------|--------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXXXXXXb (2) |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | Xxh |
| 000Eh | Watchdog Timer Start Register | WDTS | Xxh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h | | | |
| 0011h | | | |
| 0012h | | | |
| 0013h | | | |
| 0014h | | | |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h | | | |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b (3) |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When Shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit Control Register | CMPA | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h | | | |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | 00h (4) 00100000b (5) |
| 0035h | | | |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h | | | |
| 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 1100X010b (4) 1100X011b (5) |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDA5 bit in the OFS register is set to 0.

Table 4.2 SFR Information (2) (1)

| Address | Register | Symbol | After Reset |
|---------|---|---------------|-------------|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |
| 0040h | | | |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | | | |
| 0049h | | | |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) | SSUIC / IICIC | XXXXX000b |
| 0050h | | | |
| 0051h | UART0 Transmit Interrupt Control Register | S0TIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | S0RIC | XXXXX000b |
| 0053h | | | |
| 0054h | | | |
| 0055h | | | |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | | | |
| 005Ch | | | |
| 005Dh | INT0 Interrupt Control Register | INT0IC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | | |
| 0072h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0073h | Voltage Monitor 2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.5 SFR Information (5) (1)

| Address | Register | Symbol | After Reset |
|---------|--|---------|-------------|
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh | | | |
| 0110h | | | |
| 0111h | | | |
| 0112h | | | |
| 0113h | | | |
| 0114h | | | |
| 0115h | | | |
| 0116h | | | |
| 0117h | | | |
| 0118h | Timer RE Second Data Register | TRESEC | 00h |
| 0119h | Timer RE Minute Data Register | TREMIN | 00h |
| 011Ah | Timer RE Hour Data Register | TREHR | 00h |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h 00h |
| 0127h | | | |
| 0128h | Timer RC General Register A | TRCGRA | FFh FFh |
| 0129h | | | |
| 012Ah | Timer RC General Register B | TRCGRB | FFh FFh |
| 012Bh | | | |
| 012Ch | Timer RC General Register C | TRGRC | FFh FFh |
| 012Dh | | | |
| 012Eh | Timer RC General Register D | TRGRD | FFh FFh |
| 012Fh | | | |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 00h |
| 0134h | | | |
| 0135h | | | |
| 0136h | | | |
| 0137h | | | |
| 0138h | | | |
| 0139h | | | |
| 013Ah | | | |
| 013Bh | | | |
| 013Ch | | | |
| 013Dh | | | |
| 013Eh | | | |
| 013Fh | | | |

Note:

- The blank areas are reserved and cannot be accessed by users.

Table 4.8 SFR Information (8) (1)

| Address | Register | Symbol | After Reset |
|---------|---|--------|-------------------------|
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | XXh XXh 0000XXXXb |
| 01C1h | | | |
| 01C2h | | | |
| 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 00h |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | XXh XXh 0000XXXXb |
| 01C5h | | | |
| 01C6h | | | |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h | | | |
| 01E3h | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECb | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F1h | | | |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 00h |
| 01F4h | | | |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 00h |
| 01F7h | | | |
| 01F8h | Comparator B Control Register 0 | INTCMP | 00h |
| 01F9h | | | |
| 01FAh | External Input Enable Register 0 | INTEN | 00h |
| 01FBh | | | |
| 01FCb | INT Input Filter Select Register 0 | INTF | 00h |
| 01FDh | | | |
| 01FEh | Key Input Enable Register 0 | KIEN | 00h |
| 01FFh | | | |

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12)⁽¹⁾

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CF0h | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h | | | XXh |
| 2CF2h | | | XXh |
| 2CF3h | | | XXh |
| 2CF4h | | | XXh |
| 2CF5h | | | XXh |
| 2CF6h | | | XXh |
| 2CF7h | | | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h | | | XXh |
| 2CFAh | | | XXh |
| 2CFBh | | | XXh |
| 2CFCh | | | XXh |
| 2CFDh | | | XXh |
| 2CFEh | | | XXh |
| 2CFFh | | | XXh |
| 2D00h | | | |
| : | | | |
| 2FFFh | | | |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

| Address | Area Name | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| : | | | |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| : | | | |
| FFDFh | ID1 | | (Note 2) |
| : | | | |
| FFE3h | ID2 | | (Note 2) |
| : | | | |
| FFEBh | ID3 | | (Note 2) |
| : | | | |
| FFEFh | ID4 | | (Note 2) |
| : | | | |
| FFF3h | ID5 | | (Note 2) |
| : | | | |
| FFF7h | ID6 | | (Note 2) |
| : | | | |
| FFFBh | ID7 | | (Note 2) |
| : | | | |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.




Figure 5.1 Ports P0 to P1, P3 to P4 Timing Measurement Circuit

Table 5.4 D/A Converter Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|-------------------------------|-----------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| – | Resolution | | – | – | 8 | Bit |
| – | Absolute accuracy | | – | – | 2.5 | LSB |
| tsu | Setup time | | – | – | 3 | μs |
| Ro | Output resistor | | – | 6 | – | kΩ |
| IVref | Reference power input current | (Note 2) | – | – | 1.5 | mA |

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|--|--------------------|----------|------|-----------|------|
| | | | Min. | Typ. | Max. | |
| Vref | IVREF1, IVREF3 input reference voltage | | 0 | – | Vcc – 1.4 | V |
| Vi | IVCMP1, IVCMP3 input voltage | | –0.3 | – | Vcc + 0.3 | V |
| – | Offset | | – | 5 | 100 | mV |
| td | Comparator output delay time (2) | Vi = Vref ± 100 mV | – | 0.1 | – | μs |
| Icmp | Comparator operating current | Vcc = 5.0 V | – | 17.5 | – | μA |

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard | | | Unit |
|------------------|--|----------------------------|-----------|------|------------------------|-------|
| | | | Min. | Typ. | Max. | |
| – | Program/erase endurance (2) | | 1,000 (3) | – | – | times |
| – | Byte program time | | – | 80 | 500 | μs |
| – | Block erase time | | – | 0.3 | – | s |
| td(SR-SUS) | Time delay from suspend request until suspend | | – | – | 5+CPU clock × 3 cycles | ms |
| – | Interval from erase start/restart until following suspend request | | 0 | – | – | μs |
| – | Time from suspend until erase restart | | – | – | 30+CPU clock × 1 cycle | μs |
| td(CMDRST-READY) | Time from when command is forcibly terminated until reading is enabled | | – | – | 30+CPU clock × 1 cycle | μs |
| – | Program, erase voltage | | 2.7 | – | 5.5 | V |
| – | Read voltage | | 1.8 | – | 5.5 | V |
| – | Program, erase temperature | | 0 | – | 60 | °C |
| – | Data hold time (7) | Ambient temperature = 55°C | 20 | – | – | year |

Notes:

1. Vcc = 2.7 to 5.5 V and T_{opr} = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.15 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|---|-----------|----------|------|-------|------|
| | | | Min. | Typ. | Max. | |
| td(P-R) | Time for internal power supply stabilization during power-on ⁽²⁾ | | — | — | 2,000 | μs |

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

| Symbol | Parameter | Conditions | Standard | | | Unit |
|--------|---------------------------------|---------------------|------------|------|---------------|---------------------|
| | | | Min. | Typ. | Max. | |
| tsUCYC | SSCK clock cycle time | | 4 | — | — | tcyc ⁽²⁾ |
| tH | SSCK clock "H" width | | 0.4 | — | 0.6 | tsUCYC |
| tL | SSCK clock "L" width | | 0.4 | — | 0.6 | tsUCYC |
| tRISE | SSCK clock rising time | Master | — | — | 1 | tcyc ⁽²⁾ |
| | | Slave | — | — | 1 | μs |
| tFALL | SSCK clock falling time | Master | — | — | 1 | tcyc ⁽²⁾ |
| | | Slave | — | — | 1 | μs |
| tsU | SSO, SSI data input setup time | | 100 | — | — | ns |
| tH | SSO, SSI data input hold time | | 1 | — | — | tcyc ⁽²⁾ |
| tLEAD | SCS setup time | Slave | 1tcyc + 50 | — | — | ns |
| tLAG | SCS hold time | Slave | 1tcyc + 50 | — | — | ns |
| tOD | SSO, SSI data output delay time | | — | — | 1 | tcyc ⁽²⁾ |
| tsA | SSI slave access time | 2.7 V ≤ Vcc ≤ 5.5 V | — | — | 1.5tcyc + 100 | ns |
| | | 1.8 V ≤ Vcc < 2.7 V | — | — | 1.5tcyc + 200 | ns |
| tOR | SSI slave out open time | 2.7 V ≤ Vcc ≤ 5.5 V | — | — | 1.5tcyc + 100 | ns |
| | | 1.8 V ≤ Vcc < 2.7 V | — | — | 1.5tcyc + 200 | ns |

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tcyc = 1/f1(s)


**Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)**

Table 5.17 Timing Requirements of I²C bus Interface (1)

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|---|-----------|------------------|------|-----------|------|
| | | | Min. | Typ. | Max. | |
| tsCL | SCL input cycle time | | 12tcyc + 600 (2) | — | — | ns |
| tsCLH | SCL input "H" width | | 3tcyc + 300 (2) | — | — | ns |
| tsCLL | SCL input "L" width | | 5tcyc + 500 (2) | — | — | ns |
| tsf | SCL, SDA input fall time | | — | — | 300 | ns |
| tSP | SCL, SDA input spike pulse rejection time | | — | — | 1tcyc (2) | ns |
| tBUF | SDA input bus-free time | | 5tcyc (2) | — | — | ns |
| tSTAH | Start condition input hold time | | 3tcyc (2) | — | — | ns |
| tSTAS | Retransmit start condition input setup time | | 3tcyc (2) | — | — | ns |
| tSTOP | Stop condition input setup time | | 3tcyc (2) | — | — | ns |
| tSDAS | Data input setup time | | 1tcyc + 40 (2) | — | — | ns |
| tSDAH | Data input hold time | | 10 | — | — | ns |

Notes:

1. V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 2. 1tCyc = 1/f1(s)





Figure 5.7 I/O Timing of I²C bus Interface

Table 5.28 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|--------------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(CK)}$ | CLK <i>i</i> input cycle time | 300 | — | ns |
| $t_{w(CKH)}$ | CLK <i>i</i> input "H" width | 150 | — | ns |
| $t_{w(CKL)}$ | CLK <i>i</i> Input "L" width | 150 | — | ns |
| $t_{d(C-Q)}$ | TXD <i>i</i> output delay time | — | 80 | ns |
| $t_{h(C-Q)}$ | TXD <i>i</i> hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXD <i>i</i> input setup time | 70 | — | ns |
| $t_{h(C-D)}$ | RXD <i>i</i> input hold time | 90 | — | ns |

 $i = 0 \text{ or } 2$ **Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.29 External Interrupt $\overline{\text{INT}_i}$ ($i = 0, 1, 3$) Input, Key Input Interrupt $\overline{\text{K}_i}$ ($i = 0 \text{ to } 3$)**

| Symbol | Parameter | Standard | | Unit |
|---------------------|--|----------|------|------|
| | | Min. | Max. | |
| $t_{w(\text{INH})}$ | $\overline{\text{INT}_i}$ input "H" width, $\overline{\text{K}_i}$ input "H" width | 380 (1) | — | ns |
| $t_{w(\text{INL})}$ | $\overline{\text{INT}_i}$ input "L" width, $\overline{\text{K}_i}$ input "L" width | 380 (2) | — | ns |

Notes:

- When selecting the digital filter by the $\overline{\text{INT}_i}$ input filter select bit, use an $\overline{\text{INT}_i}$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}_i}$ input filter select bit, use an $\overline{\text{INT}_i}$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.


**Figure 5.15 Input Timing Diagram for External Interrupt $\overline{\text{INT}_i}$ and Key Input Interrupt $\overline{\text{K}_i}$ when Vcc = 3 V**

Table 5.30 Electrical Characteristics (5) [1.8 V ≤ Vcc < 2.7 V]

| Symbol | Parameter | Condition | Standard | | | Unit | | | |
|----------------------------------|---------------------|---|-------------------------------------|---------------------------|-----------------------|------|-----------------|------|----|
| | | | Min. | Typ. | Max. | | | | |
| V _{OH} | Output "H" voltage | Other than X _{OUT} | Drive capacity High | I _{OH} = -2 mA | V _{CC} - 0.5 | - | V _{CC} | | |
| | | | Drive capacity Low | I _{OH} = -1 mA | V _{CC} - 0.5 | - | V _{CC} | | |
| | | X _{OUT} | | I _{OH} = -200 μA | 1.0 | - | V _{CC} | | |
| V _{OL} | Output "L" voltage | Other than X _{OUT} | Drive capacity High | I _{OL} = 2 mA | - | - | 0.5 | | |
| | | | Drive capacity Low | I _{OL} = 1 mA | - | - | 0.5 | | |
| | | X _{OUT} | | I _{OL} = 200 μA | - | - | 0.5 | | |
| V _{T+} -V _{T-} | Hysteresis | INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO | | | | 0.05 | 0.2 | - | V |
| | | RESET | | | | 0.05 | 0.20 | - | V |
| I _{IH} | Input "H" current | | VI = 2.2 V, V _{CC} = 2.2 V | | | - | - | 4.0 | μA |
| I _{IL} | Input "L" current | | VI = 0 V, V _{CC} = 2.2 V | | | - | - | -4.0 | μA |
| R _{PULLUP} | Pull-up resistance | | VI = 0 V, V _{CC} = 2.2 V | | | 70 | 140 | 300 | kΩ |
| R _{RXIN} | Feedback resistance | X _{IN} | | | | - | 0.3 | - | MΩ |
| R _{RXCIN} | Feedback resistance | X _{CIN} | | | | - | 8 | - | MΩ |
| V _{RAM} | RAM hold voltage | | During stop mode | | | 1.8 | - | - | V |

Note:


1. 1.8 V ≤ V_{CC} < 2.7 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), f(X_{IN}) = 5 MHz, unless otherwise specified.

**Table 5.31 Electrical Characteristics (6) [1.8 V ≤ Vcc < 2.7 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**


| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|---|------------------------------------|--|------|------|--------|
| | | | Min. | Typ. | Max. | |
| Icc | Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | – | 2.2 | – mA |
| | | | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | – | 0.8 | – mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | – | 2.5 | 10 mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | – | 1.7 | – mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 | – | 1 | – mA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | – | 90 | 300 μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0 | – | 80 | 350 μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | – | 40 | – μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | – | 15 | 90 μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | – | 4 | 80 μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | – | 3.5 | – μA |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | – | 2.0 | 5 μA |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | – | 5.0 | – μA |

Timing Requirements(Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V at T_{OPR} = 25°C)**Table 5.32 External Clock Input (XOUT, XCIN)**

| Symbol | Parameter | Standard | | Unit |
|------------------------|-----------------------|----------|------|------|
| | | Min. | Max. | |
| t _C (XOUT) | XOUT input cycle time | 200 | — | ns |
| t _{WH} (XOUT) | XOUT input "H" width | 90 | — | ns |
| t _{WL} (XOUT) | XOUT input "L" width | 90 | — | ns |
| t _C (XCIN) | XCIN input cycle time | 14 | — | μs |
| t _{WH} (XCIN) | XCIN input "H" width | 7 | — | μs |
| t _{WL} (XCIN) | XCIN input "L" width | 7 | — | μs |

**Figure 5.16 External Clock Input Timing Diagram when V_{CC} = 2.2 V****Table 5.33 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|-------------------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| t _C (TRAIO) | TRAIO input cycle time | 500 | — | ns |
| t _{WH} (TRAIO) | TRAIO input "H" width | 200 | — | ns |
| t _{WL} (TRAIO) | TRAIO input "L" width | 200 | — | ns |

**Figure 5.17 TRAIO Input Timing Diagram when V_{CC} = 2.2 V**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

