



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g2cnsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View) of PWQN0024KC-A Package. Table 1.4 outlines the Pin Name Information by Pin Number.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh		11120	100000105
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h		TOFIO	
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register UART2 Receive Interrupt Control Register	S2TIC	XXXXX000b
004Ch 004Dh		S2RIC KUPIC	XXXXX000b XXXXX000b
	Key Input Interrupt Control Register		
004Eh 004Fh	A/D Conversion Interrupt Control Register	ADIC SSUIC / IICIC	XXXXX000b XXXXX000b
	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)		^^^^
0050h 0051h	LIADTO Transmit Interrupt Control Pagister	SOTIC	XXXXX000b
0051h 0052h	UARTO Transmit Interrupt Control Register	SORIC	XXXXX000b
0052h 0053h	UART0 Receive Interrupt Control Register	JURIC	
0053h 0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h		110110	77707760000
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah 006Bh			
006Bh 006Ch			
006Ch 006Dh			
006Dh			
006Eh			
000FN			
0070h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
X: Undefined			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
	DTC ACtivation Enable Register 6	DICENO	001
008Fh			
0090h			
0091h			
0092h			
0093h		1	
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	1 -		XXh
00A4h	UART0 Transmit/Receive Control Register 0	UOCO	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
		UURB	
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	1 ×		XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
	UART2 Transmir/Receive Control Register		
00AEh	UARIZ RECEIVE DUIIEI REGISTER	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h		T	
00B2h			
00B3h		t i	
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh		Ì	
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
	UART2 Special Mode Register 2	U2SMR2	X000000b
00BEh 00BFh	UART2 Special Mode Register	U2SMR	X000000b

SFR Information (3)⁽¹⁾ Table 4.3



Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0100h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0108h	Timer RB One-Shot Control Register	TRBOCR	00h
		TRBIOC	00h
010Ah	Timer RB I/O Control Register		
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0123h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
012411 0125h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0126h	Timer RC Counter	TRC	00h
0127h		TROOPA	00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h		750055	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h		İ	
0136h		1	
0137h		1	<u> </u>
0138h			<u> </u>
0139h			
013Ah		ł	<u> </u>
013An 013Bh			<u> </u>
013Bh			
013Ch 013Dh			
013Eh			ļ
013Fh			

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h		1	
01D3h		1	l
01D4h			
01D5h		1	
01D6h			
01D7h			l
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			0011
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			l
01ECh			ł
01EDh			ł
01EDh			
01EEh			ł
01EPh	Port P1 Drive Capacity Control Register	P1DRR	00h
01F0h	I OTT I DAVE CAPACITY COMMON REGISTER		
01F1h	Drive Capacity Control Register 0	DRR0	00h
	Drive Capacity Control Register 0	DRR1	
01F3h	Drive Dapavity Duritor Negister 1		00h
01F4h 01F5h	Input Threshold Control Register 0	VLTO	00h
		VLT0 VLT1	
01F6h	Input Threshold Control Register 1		00h
01F7h	Comparator P. Control Register 0	INTCMP	00b
01F8h	Comparator B Control Register 0		00h
01F9h	Enternal langut Enable Danistan (0.01
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	INT log of Eilter Onland De sinter O		0.01
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh		1	1
			0.01
01FEh 01FFh	Key Input Enable Register 0	KIEN	00h

Table 4.8SFR Information (8)	(1)
------------------------------	-----



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h	4		XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh]		XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h]		XXh
2C62h			XXh
2C63h			XXh
2C64h]		XXh
2C65h			XXh
2C66h			XXh
2C67h]		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
2C6Dh	1		XXh
	1		XXh
2C6Eh			7711

SFR Information (9)⁽¹⁾ Table 4.9

Address	Desister	Os mak - I	After Deset
Address	Register	Symbol DTCD6	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h	1		XXh
2C76h	4		XXh
2C77h	4		XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h		ысы	XXh
	4		
2C7Ah	4		XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	1		XXh
2C82h	4		XXh
2C83h	4		XXh
2C83h	4		XXh
	4		
2C85h	-		XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh	1		XXh
2C8Ch	4		XXh
2C8Dh	4		XXh
2005h	4		XXh
	4		
2C8Fh		DTOD40	XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h	-		XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h		втовтт	XXh
2C93h	4		XXh
	4		
2C9Bh	4		XXh
2C9Ch	4		XXh
2C9Dh	4		XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h	1		XXh
2CA3h	1		XXh
2CA4h	4		XXh
	4		
2CA5h	4		XXh
2CA6h	4		XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh]		XXh
2CABh	1		XXh
2CACh	1		XXh
2CADh	1		XXh
2CAEh	4		XXh
2CAEN 2CAFh	4		XXh
ZUAFII			7711

SFR Information (10)⁽¹⁾ Table 4.10



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h	-		XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
	_		
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h		2.02.0	XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
	-		
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
	DTC Control Data To	DICDIO	
2CC1h			XXh
2CC2h			XXh
2CC3h	1		XXh
2003h	4		
	4		XXh
2CC5h			XXh
2CC6h			XXh
2CC7h	1		XXh
	DTO Operated Data 47	DT00/7	
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh	-		XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
	-		
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h		BIODIO	
			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh	7		XXh
	4		
2CDDh	4		XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
		010020	
2CE1h			XXh
2CE2h			XXh
2CE3h	7		XXh
	4		
2CE4h	4		XXh
2CE5h			XXh
2CE6h	7		XXh
	4		XXh
2CE7h			
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh	7		XXh
	-		
2CEBh			XXh
2CECh			XXh
2CEDh	1		XXh
	4		
2CEEh	4		XXh
2CEFh			XXh
		•	

SFR Information (11)⁽¹⁾ Table 4.11



Table 4.12	SFR Information (12) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	1		XXh
2CF2h	1		XXh
2CF3h	1		XXh
2CF4h	1		XXh
2CF5h	1		XXh
2CF6h	1		XXh
2CF7h	1		XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h	-		XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh]		XXh
2D00h			
:			

2FFFh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:		0.500	
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
:			(
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
: FFFBh	ID7		(Note 2)
	וטו		
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min. Typ.		Max.	Unit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance \leq 1,000 times)		-	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	-	—	μs
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (7)	-	85	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).


4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.


5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. –40°C for D version.

8. The data hold time includes time that the power supply is off or the clock is not supplied.







^{2.} Definition of programming/erasure endurance

Table 5.12High-speed On-Chip Oscillator Circuit Electrical Characteristics
(Package Type: PWQN0024KC-A)

Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic
-	High-speed on-chip oscillator frequency after	Vcc = 1.8 V to 5.5 V	37.80	40	42.60	MHz
	reset	$-20^{\circ}C \le T_{opr} \le 85^{\circ}C$				
	High-speed on-chip oscillator frequency when	Vcc = 1.8 V to 5.5 V	34.836	36.864	39.261	MHz
	the FRA4 register correction value is written into	$-20^\circ C \leq T_{opr} \leq 85^\circ C$				
	the FRA1 register and the FRA5 register					
	correction value into the FRA3 register ⁽²⁾					
	High-speed on-chip oscillator frequency when	Vcc = 1.8 V to 5.5 V	30.24	32	34.08	MHz
	the FRA6 register correction value is written into	$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C$				
	the FRA1 register and the FRA7 register					
	correction value into the FRA3 register					
-	Oscillation stability time	VCC = 5.0 V, Topr = $25^{\circ}C$	-	0.5	3	ms
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	-	400	-	μΑ

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics (Package Type: PLSP0024JB-A)

Cumb ol	Deremeter	Condition		Linit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	$V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	$V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	30.72	32	33.28	MHz
		$V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ $-40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	30.40	32	33.60	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	0.5	3	ms
	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Ofin
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time	VCC = 5.0 V , Topr = 25°C	-	30	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	2	-	μА

Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.



Table 5.15	Power Supply Circuit Timing Characteristics
------------	---

Symbol	Parameter	Condition	Standard Unit Min. Typ. Max. - - 2,000 μs			
Symbol		Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and $T_{opr} = 25^{\circ}C$.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾


Symbol	Parameter		Conditions		Stand	Linit		
Symbol	Paramete	Parameter		Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	SSCK clock cycle time		4	-	-	tcyc ⁽²⁾	
tHI	SSCK clock "H" width	1		0.4	-	0.6	tsucyc	
t∟o	SSCK clock "L" width			0.4	_	0.6	tsucyc	
tRISE SSCK clo time	SSCK clock rising	Master		-	-	1	tCYC (2)	
	time	Slave		-	-	1	μs	
tFALL	SSCK clock falling time	Master		-	-	1	tcyc ⁽²⁾	
		Slave		-	_	1	μs	
tsu	SSO, SSI data input	setup time		100	_	-	ns	
tн	SSO, SSI data input	nold time		1	-	-	tcyc (2)	
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
tod	SSO, SSI data output	t delay time		-	-	1	tcyc ⁽²⁾	
tsa	SSI slave access time	Э	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	-	1.5tcyc + 100	ns	
			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns	
tor	SSI slave out open til	ne	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	1.5tcyc + 100	ns	
	-		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns	

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)







Symbol	Doror	motor	Conditi	22	Si	andard		Unit
Symbol	Fala	Parameter Condition		Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		$IOH = -200 \ \mu A$	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	Iol = 5 mA	-	-	0.5	V
			Drive capacity Low	Iol = 1 mA	-	-	0.5	V
		XOUT		IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	_	V
		RESET	Vcc = 3.0 V		0.1	0.5	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3.0 V	/	_	_	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	/	-	-	-4.0	μΑ
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	/	42	84	168	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	8	-	MΩ
Vram	RAM hold voltage		During stop mode		1.8	-	-	V

Table 5.24	Electrical Characteristics (3) [2.7 V \leq Vcc $<$ 4.2 V]
------------	---

Note:

2.7 V ≤ Vcc < 4.2 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.



Symbol	Do	rameter	Conditi	22	S	tandard		Unit
Symbol	Fai	ameter	Conditi	UII	Min. Typ. Ma		Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		Іон = -200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	-	-	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		IOL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.2	_	V
Ін	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 2.2 \	/	70	140	300	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ
RfxCIN	Feedback resistance	XCIN			-	8	_	MΩ
Vram	RAM hold voltage		During stop mode		1.8	-	-	V

Note:

1. $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ and $\text{T}_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.



Table 5.31Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Described Description	Demonster	Parameter		:	Standar	ł	Llpit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open.	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	80	350	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μA
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μA	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μΑ



Timing Requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.32 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
twl(xout)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.33 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	=	ns
twl(traio)	TRAIO input "L" width	200	-	ns




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V



Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.

