

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g4cnsp-w4">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g4cnsp-w4</a>

## 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3GC Group.

**Table 1.1 Specifications for R8C/3GC Group (1)**

Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> <li>Number of fundamental instructions: 89</li> <li>Minimum instruction execution time: 50 ns (<math>f(XIN) = 20</math> MHz, VCC = 2.7 to 5.5 V) 200 ns (<math>f(XIN) = 5</math> MHz, VCC = 1.8 to 5.5 V)</li> <li>Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM, Data flash	Refer to <b>Table 1.3 Product List for R8C/3GC Group</b> .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>Input-only: 1 pin</li> <li>CMOS I/O ports: 19, selectable pull-up resistor</li> <li>High current drive ports: 19</li> </ul>
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator <ul style="list-style-type: none"> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul>
		Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 7 (INT <math>\times</math> 3, Key input <math>\times</math> 4)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog Timer		<ul style="list-style-type: none"> <li>14 bits <math>\times</math> 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> <li>1 channel</li> <li>Activation sources: 23</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>
Timer	Timer RA	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits $\times$ 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits $\times$ 1 Real-time clock mode (count seconds, minutes, hours, days of week)

**Table 1.2 Specifications for R8C/3GC Group (2)**

Item	Function	Specification
Serial Interface	UART0 UART2	Clock synchronous serial I/O/UART Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I <sup>2</sup> C-bus)
I <sup>2</sup> C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 8 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> <li>• Background operation (BGO) function</li> </ul>
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption		<p>Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)      Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)      Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))      Typ. 2.0 μA (VCC = 3.0 V, stop mode)</p>
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		24-pin HWQFN Package code: PWQN0024KC-A 24-pin LSSOP Package code: PLSP0024JB-A (previous code: 24P2F-A)

Note:

1. Specify the D version if D version functions are to be used.


## 1.2 Product List

Table 1.3 lists Product List for R8C/3GC Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3GC Group.

**Table 1.3 Product List for R8C/3GC Group**

**Current of Oct 2010**

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F213G2CNNP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PWQN0024KC-A	N version
R5F213G4CNNP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PWQN0024KC-A	
R5F213G5CNNP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PWQN0024KC-A	
R5F213G6CNNP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0024KC-A	
R5F213G1CNSP	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	
R5F213G2CNSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CNSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CNSP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CNSP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	
R5F213G1CDSP	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	D version
R5F213G2CDSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CDSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CDSP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CDSP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	



**Figure 1.1 Part Number, Memory Size, and Package of R8C/3GC Group**

**Table 1.4 Pin Name Information by Pin Number**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1	MODE							
2	RESET							
3	XOUT(/XCOUT)	P4_7						
4	VSS/AVSS							
5	XIN(/XCIN)	P4_6						
6	VCC/AVCC							
7		P3_7		TRA0	(RXD2/SCL2/TXD2/SDA2)	SSO	SDA	
8		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
9		P3_4		(TRCIOC)	(RXD2/SCL2/TXD2/SDA2)	SSI		IVREF3
10		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
11		P4_5	INT0		(RXD2/SCL2)			ADTRG
12		P1_7	INT1	(TRAIO)				IVCMP1
13		P1_6			(CLK0)			IVREF1
14		P1_5	(INT1)	(TRAIO)	(RXD0)			
15		P1_4		(TRCCLK)	(TXD0)			
16		P1_3	KI3	TRBO/(TRCIOC)				AN11
17		P1_2	KI2	(TRCIOB)				AN10
18		P1_1	KI1	(TRCIOA/TRCTRG)				AN9
19		P1_0	KI0	(TRCIOD)				AN8
20		P0_7		(TRCIOC)				AN0/DA1
21		P0_6		(TRCIOD)				AN1/DA0
22		P0_2		(TRCIOA/TRCTRG)				AN5
23		P0_1		(TRCIOA/TRCTRG)				AN6
24		P4_2						VREF

Note:

1. Can be assigned to the pin in parentheses by a program.

**Table 1.7 Pin Functions (2)**

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0, AN1, AN5, AN6, AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
D/A converter	DA0, DA1	O	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_1, P0_2, P0_6, P0_7, P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port


I: Input

O: Output

I/O: Input and output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



**Figure 2.1 CPU Registers**

## 3. Memory

### 3.1 R8C/3GC Group

Figure 3.1 is a Memory Map of R8C/3GC Group. The R8C/3GC Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/3GC Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

**Table 4.1 SFR Information (1) (1)**

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	Xxh
000Eh	Watchdog Timer Start Register	WDTS	Xxh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h (4) 00100000b (5)
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4) 1100X011b (5)
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDA5 bit in the OFS register is set to 0.

**Table 4.3 SFR Information (3) (1)**

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh XXh
00ABh			
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh XXh
00AFh			
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.4 SFR Information (4) (1)**

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXXh 000000XXb
00C1h			
00C2h	A/D Register 1	AD1	XKh 000000XXb
00C3h			
00C4h	A/D Register 2	AD2	XKh 000000XXb
00C5h			
00C6h	A/D Register 3	AD3	XKh 000000XXb
00C7h			
00C8h	A/D Register 4	AD4	XKh 000000XXb
00C9h			
00CAh	A/D Register 5	AD5	XKh 000000XXb
00CBh			
00CCh	A/D Register 6	AD6	XKh 000000XXb
00CDh			
00CEh	A/D Register 7	AD7	XKh 000000XXb
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XKh
00E1h	Port P1 Register	P1	XKh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	XXh
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XKh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECb			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCb			
00FDh			
00FEh			
00FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.5 SFR Information (5) (1)**

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h 00h
0127h			
0128h	Timer RC General Register A	TRCGRA	FFh FFh
0129h			
012Ah	Timer RC General Register B	TRCGRB	FFh FFh
012Bh			
012Ch	Timer RC General Register C	TRGRC	FFh FFh
012Dh			
012Eh	Timer RC General Register D	TRGRD	FFh FFh
012Fh			
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.7 SFR Information (7) (1)**

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	1111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTD RH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	0111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h			
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh			
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh			
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter			Conditions	Standard			Unit			
					Min.	Typ.	Max.				
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage				1.8	—	5.5	V			
V <sub>SS</sub> /AV <sub>SS</sub>	Supply voltage				—	0	—	V			
V <sub>IH</sub>	Input "H" voltage	Other than CMOS input			0.8 V <sub>CC</sub>	—	V <sub>CC</sub>	V			
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35 V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.5 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.55 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.65 V <sub>CC</sub>	—	V <sub>CC</sub> V			
		Input level selection: 0.5 V <sub>CC</sub>			4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.65 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.7 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> V			
		Input level selection: 0.7 V <sub>CC</sub>			4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.85 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.85 V <sub>CC</sub>	—	V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.85 V <sub>CC</sub>	—	V <sub>CC</sub> V			
	External clock input (XOUT)				1.2	—	V <sub>CC</sub>	V			
V <sub>IL</sub>	Input "L" voltage	Other than CMOS input			0	—	0.2 V <sub>CC</sub>	V			
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35 V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.2 V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.2 V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.2 V <sub>CC</sub> V			
		Input level selection: 0.5 V <sub>CC</sub>			4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.4 V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.3 V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.2 V <sub>CC</sub> V			
		Input level selection: 0.7 V <sub>CC</sub>			4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.55 V <sub>CC</sub> V			
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.45 V <sub>CC</sub> V			
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.35 V <sub>CC</sub> V			
	External clock input (XOUT)				0	—	0.4	V			
I <sub>OH(sum)</sub>	Peak sum output "H" current	Sum of all pins I <sub>OH(peak)</sub>			—	—	-160	mA			
I <sub>OH(sum)</sub>	Average sum output "H" current	Sum of all pins I <sub>OH(avg)</sub>			—	—	-80	mA			
I <sub>OH(peak)</sub>	Peak output "H" current	Drive capacity Low			—	—	-10	mA			
		Drive capacity High			—	—	-40	mA			
I <sub>OH(avg)</sub>	Average output "H" current	Drive capacity Low			—	—	-5	mA			
		Drive capacity High			—	—	-20	mA			
I <sub>OL(sum)</sub>	Peak sum output "L" current	Sum of all pins I <sub>OL(peak)</sub>			—	—	160	mA			
I <sub>OL(sum)</sub>	Average sum output "L" current	Sum of all pins I <sub>OL(avg)</sub>			—	—	80	mA			
I <sub>OL(peak)</sub>	Peak output "L" current	Drive capacity Low			—	—	10	mA			
		Drive capacity High			—	—	40	mA			
I <sub>OL(avg)</sub>	Average output "L" current	Drive capacity Low			—	—	5	mA			
		Drive capacity High			—	—	20	mA			
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	—	—	20	MHz			
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	5	MHz			
f(XCIN)	XCIN clock input oscillation frequency	1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V		—	32.768	50	kHz				
f <sub>FOCO40M</sub>	When used as the count source for timer RC (3)	2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V		32	—	40	MHz				
f <sub>FOCO-F</sub>	f <sub>FOCO-F</sub> frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	—	—	20	MHz			
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	5	MHz			
—	System clock frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	—	—	20	MHz			
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	5	MHz			
f(BCLK)	CPU clock frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	—	—	20	MHz			
				1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	5	MHz			

Notes:

1. V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f<sub>FOCO40M</sub> can be used as the count source for timer RC in the range of V<sub>CC</sub> = 2.7 V to 5.5V.

**Table 5.4 D/A Converter Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution		-	-	8	Bit
-	Absolute accuracy		-	-	2.5	LSB
tsu	Setup time		-	-	3	μs
Ro	Output resistor		-	6	-	kΩ
IVref	Reference power input current	(Note 2)	-	-	1.5	mA

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator B Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vi = Vref ± 100 mV	-	0.1	-	μs
Icmp	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μA

Notes:


1. Vcc = 2.7 to 5.5 V, T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the digital filter is disabled.

**Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (2)		10,000 (3)	—	—	times
—	Byte program time (program/erase endurance $\leq$ 1,000 times)		—	160	1,500	$\mu\text{s}$
—	Byte program time (program/erase endurance $>$ 1,000 times)		—	300	1,500	$\mu\text{s}$
—	Block erase time (program/erase endurance $\leq$ 1,000 times)		—	0.2	1	s
—	Block erase time (program/erase endurance $>$ 1,000 times)		—	0.3	1	s
$t_{d(\text{SR-SUS})}$	Time delay from suspend request until suspend		—	—	5+CPU clock $\times$ 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	$\mu\text{s}$
—	Time from suspend until erase restart		—	—	30+CPU clock $\times$ 1 cycle	$\mu\text{s}$
$t_{d(\text{CMDRST-READY})}$	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock $\times$ 1 cycle	$\mu\text{s}$
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		-20 (7)	—	85	$^{\circ}\text{C}$
—	Data hold time (8)	Ambient temperature = 55 $^{\circ}\text{C}$	20	—	—	year

## Notes:

1.  $V_{CC} = 2.7$  to 5.5 V and  $T_{opr} = -20$  to 85 $^{\circ}\text{C}$  (N version) / -40 to 85 $^{\circ}\text{C}$  (D version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n ( $n = 10,000$ ), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. -40 $^{\circ}\text{C}$  for D version.
8. The data hold time includes time that the power supply is off or the clock is not supplied.

**Figure 5.2 Time delay until Suspend**

**Table 5.18 Electrical Characteristics (1) [4.2 V ≤ Vcc ≤ 5.5 V]**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VOH	Output "H" voltage	Other than XOUT	Drive capacity High Vcc = 5 V IOH = -20 mA	Vcc - 2.0	-	Vcc V
			Drive capacity Low Vcc = 5 V IOH = -5 mA	Vcc - 2.0	-	Vcc V
	XOUT	Vcc = 5 V	IOH = -200 μA	1.0	-	Vcc V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High Vcc = 5 V IOL = 20 mA	-	-	2.0 V
			Drive capacity Low Vcc = 5 V IOL = 5 mA	-	-	2.0 V
	XOUT	Vcc = 5 V	IOL = 200 μA	-	-	0.5 V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRQ, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO		0.1	1.2	- V
		RESET		0.1	1.2	- V
I <sub>IH</sub>	Input "H" current		VI = 5 V, Vcc = 5.0 V	-	-	5.0 μA
I <sub>IL</sub>	Input "L" current		VI = 0 V, Vcc = 5.0 V	-	-	-5.0 μA
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100 kΩ
R <sub>RXIN</sub>	Feedback resistance	XIN		-	0.3	- MΩ
R <sub>RXCIN</sub>	Feedback resistance	XCIN		-	8	- MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	-	- V

Note:

1. 4.2 V ≤ Vcc ≤ 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.25 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]  
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**


Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	10	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	7.5	mA
	High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	4.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	390	μA
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	–	80	400	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	–	μA
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	15	90	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	3.5	–	μA
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA	
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	–	μA	

**Timing Requirements**


(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

**Table 5.26 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
twL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
twL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V****Table 5.27 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	300	—	ns
tWH(TRAIO)	TRAIO input "H" width	120	—	ns
twL(TRAIO)	TRAIO input "L" width	120	—	ns

**Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V**

REVISION HISTORY		R8C/3GC Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.01	Oct. 30, 2009	—	First Edition issued
0.10	May 24, 2010	10 28 to 54 55, 56	Table 1.6 XOUT: I → I/O “5. Electrical Characteristics” added “Package Dimensions” revised
1.00	Oct 19, 2010	All 4 15 31 37	“Under development” deleted Table 1.3 QFN: D version deleted Figure 3.1 QFN: D version deleted Table 32.3 “tCONV”, “tsAMP” revised Table 32.12 added, Table 32.13 revised

All trademarks and registered trademarks are the property of their respective owners.