



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g6cdsp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Item	Function	Specification
Serial	UART0	Clock synchronous serial I/O/UART
Interface	UART2	Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus),
		multiprocessor communication function
Synchronous S	Serial	1 (shared with I <sup>2</sup> C-bus)
Communication	n Unit (SSU)	
I <sup>2</sup> C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution $\times$ 8 channels, includes sample and hold function, with sweep
		mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		<ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
	( <b>0</b> )	Background operation (BGO) function
Operating Free	uency/Supply	f(XIN) = 20  MHz (VCC = 2.7  to  5.5  V)
Voltage	-	f(XIN) = 5  MHz (VCC = 1.8  to  5.5  V)
Current Consu	mption	Typ. 6.5 mA (VCC = $5.0 \text{ V}$ , f(XIN) = $20 \text{ MHz}$ )
		Typ. 3.5 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $10 \text{ MHz}$ )
		Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
	·	Typ. 2.0 μA (VCC = 3.0 V, stop mode)
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) <sup>(1)</sup>
Package		24-pin HWQFN
		Package code: PWQN0024KC-A
		24-pin LSSOP
		Package code: PLSP0024JB-A (previous code: 24P2F-A)

## Table 1.2 Specifications for R8C/3GC Group (2)

Note:

1. Specify the D version if D version functions are to be used.



Figure 1.4 shows Pin Assignment (Top View) of PLSP0024JB-A Package. Table 1.5 outlines the Pin Name Information by Pin Number.



Figure 1.4 Pin Assignment (Top View) of PLSP0024JB-A Package



			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P0_2		(TRCIOA/ TRCTRG)				AN5
2		P0_1		(TRCIOA/ TRCTRG)				AN6
3		P4_2						VREF
4	MODE							
5	RESET							
6	XOUT(/XCOUT)	P4_7						
7	VSS/AVSS							
8	XIN(/XCIN)	P4_6						
9	VCC/AVCC							
10		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
11		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
12		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
13		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
14		P4_5	INT0		(RXD2/SCL2)			ADTRG
15		P1_7	INT1	(TRAIO)				IVCMP1
16		P1_6			(CLK0)			IVREF1
17		P1_5	(INT1)	(TRAIO)	(RXD0)			
18		P1_4		(TRCCLK)	(TXD0)			
19		P1_3	KI3	TRBO/ (TRCIOC)				AN11
20		P1_2	KI2	(TRCIOB)				AN10
21		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
22		P1_0	KI0	(TRCIOD)				AN8
23		P0_7		(TRCIOC)				AN0/DA1
24		P0_6		(TRCIOD)				AN1/DA0

# Table 1.5 Pin Name Information by Pin Number

Note:

1. Can be assigned to the pin in parentheses by a program.

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0, AN1, AN5, AN6, AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_1, P0_2, P0_6, P0_7, P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

# Table 1.7Pin Functions (2)

I: Input O: Output I/O: Input and output



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	EMRDYIC	XXXXX000b
0047h	Thas memory ready memory control register	TWINDTIO	700000000
0042h			
004311			
004411			
00450			
0046h		75.010	
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXXUUUD
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h		1	
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0054h			
00550	Timer DA Interrupt Control Degister	TDAIC	XXXXXX000h
00500	Timer RA Interrupt Control Register	TRAIC	4000
0057h		TDDIO	20000000
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXUUUD
0059h	INT1 Interrupt Control Register	INTIIC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
00686			
00001			
000911			
		+	
		+	
00600		+	
006Dh			
006Eh			
006Fh			
0070h		1	
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h		1	
0078h		1	
0079h		1	
007Ah		1	1
007Bh		1	
007Ch		1	
007Dh			
007Eh		+	
00765		+	

SFR Information (2)<sup>(1)</sup> Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088b	DTC Activation Enable Register 0	DTCENO	00b
0080h	DTC Activation Enable Register 1	DTCENI	00h
000311	DTC Activation Enable Register 1	DTCEN2	00h
000A11	DTC Activation Enable Register 2		001
00860	DTC Activation Enable Register 3	DICENS	oon
008Ch		DTOENS	
008Dh	DTC Activation Enable Register 5	DICENS	000
008Eh	DIC Activation Enable Register 6	DICEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	0000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00B4h			
00BRh	LIART2 Special Mode Register 5	U2SMR5	00h
00BCh	UIART2 Special Mode Register 4	LI2SMR4	00b
	LIART2 Special Mode Register 3	LI2SMR3	000X0X0Xb
00BEh	UIART2 Special Mode Register 2	LI2SMR2	X000000b
OOBEN	UIART2 Special Mode Register		X000000b
		UZSIVIK	7000000D

#### SFR Information (3)<sup>(1)</sup> Table 4.3

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



010	Register	Symbol	Aller Kesel
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
0102h	Addross Match Interrupt Enable Pegister 0		00b
01031	Address Match Interrupt Enable Register 0	AIERU	0011
01C4h	Address Match Interrupt Register 1	RMAD1	XXN
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIFR1	00h
0109h		,	
01001			
01C9h			
01CAh			
01CBh			
01CCh			
0100h			
010011			
01CEn			
01CFh			
01D0h			
01D1h			
01D2h			
01D211			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D9h			
01D01			
01D9h			
01DAh			
01DBh			
01DCh			
0100h			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01 5 26			
01E3h			
01E3h 01E4h			
01E3h 01E4h 01E5h			
01E3h 01E4h 01E5h 01E6h			
01E3h 01E4h 01E5h 01E6h 01E7h			
01E3h 01E4h 01E5h 01E6h 01E7h 01E7h			
01E3h 01E4h 01E5h 01E6h 01E7h 01E8h			
01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h			
01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh			
01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh			
01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01E9h 01EBh 01EBh 01ECh			
01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01EBh 01ECh			
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh			
01E3h 01E3h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EEh			
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01EEh			
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EDh 01EFh 01FCh	Port P1 Drive Capacity Control Register	P1DRR	00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01FCh 01F7h	Port P1 Drive Capacity Control Register	P1DRR	00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F1h 01F2h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0	P1DRR DRR0	00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F2h 01F3b	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1	P1DRR DRR0 DRR1	00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01EAh 01EDh 01ECh 01ECh 01EFh 01EFh 01F7h 01F7h 01F3h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1	P1DRR DRR0 DRR1	00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01EFh 01F7h 01F7h 01F2h 01F3h 01F4h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1	P1DRR DRR0 DRR1	00h 00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01ECh 01EFh 01F2h 01F3h 01F3h 01F5h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0	P1DRR DRR0 DRR1 VLT0	00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E8h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01EFh 01FFh 01F3h 01F3h 01F5h 01F6h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1	P1DRR DRR0 DRR1 VLT0 VLT1	00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01E9h 01ECh 01ECh 01ECh 01ECh 01ECh 01EFh 01F7h 01F3h 01F3h 01F5h 01F7h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1	P1DRR DRR0 DRR1 VLT0 VLT1	00h 00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F2h 01F7h 01F3h 01F3h 01F5h 01F7h 01F7h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP	00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01FCh 01F7h 01F5h 01F6h 01F7h 01F8h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP	00h 00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01ECh 01EFh 01F6h 01F7h 01F6h 01F7h 01F8h 01F9h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 1 Input Threshold Control Register 1 Comparator B Control Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP	00h 00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01ECh 01EFh 01F2h 01F3h 01F3h 01F3h 01F5h 01F6h 01F3h 01F8h 01F9h 01F3h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN	
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01ECh 01ECh 01EDh 01ECh 01EDh 01ECh 01ECh 01E7h 01F2h 01F3h 01F3h 01F3h 01F6h 01F3h 01F3h 01F3h 01F3h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN	00h 00h 00h 00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01F1h 01F2h 01F3h 01F6h 01F6h 01F6h 01F8h 01F8h 01F8h 01F8h 01F8h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 1 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN INTF	
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EDh 01ECh 01ECh 01F2h 01F3h 01F3h 01F3h 01F3h 01F7h 01F8h 01F8h 01F8h 01F9h 01F8h 01F9h	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 0 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN INTF	
01E3h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EAh 01ECh 01EDh 01ECh 01F2h 01F7h 01F2h 01F3h 01F6h 01F6h 01F6h 01F8h 01F8h 01F8h 01FAh 01FBh 01FCh	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0 Keyleget Eachte Desister 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN INTF	00h 00h 00h 00h 00h 00h 00h 00h 00h
01E3h 01E3h 01E4h 01E5h 01E7h 01E8h 01E9h 01E9h 01EAh 01EBh 01ECh 01ECh 01FCh 01F5h 01F5h 01F6h 01F6h 01F6h 01F6h 01F7h 01F8h 01F8h 01F6h 01FCh 01FCh	Port P1 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 1 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0 Key Input Enable Register 0	P1DRR P1DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN INTF KIEN	

Table 4.8	SFR Information	(8) (1)
	•••••••••••••••••••••••••••••••••••••••	

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2002h			XYb
20830			XAN
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2000h		BIODIS	XYh
200911			
2CBAh			XXN
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBEh			XXh
2001 h	DTC Control Data 16	DTCD16	XYh
20001		DICDIO	
2001h			XXN
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2000h			XXh
200711	DTC Control Data 17	DTOD47	
20080	DTC Control Data 17	DICDI/	AAn
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEb			XXh
200Eh			XVh
20011	DTC Control Data 19	DTCD10	
2CD0h	DTC CONTOL Data To	DICDI8	
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2000h			XYb
200711	DTO Ocartasl Data 40	DTOD40	
20D8n		פוסטוס	
2CD9h			XXN
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDFh			XXh
200Eh			XXb
20011	DTC Control Data 20	DTCD20	VVh
20EUII	DTO CONTION Data 20	010020	
2CE1h			XXN
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CF6h			XXh
20E7h			XXh
20111	DTC Control Data 21	DTCD21	XXL
20E8N		וצעטוע	
2CE9h			XXN
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
20EEh			XXh
			VVh
206511			AAII

SFR Information (11)<sup>(1)</sup> Table 4.11

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Symbol	Baramatar	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance $\leq$ 1,000 times)		_	160	1,500	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μs
-	Block erase time (program/erase endurance $\leq$ 1,000 times)		-	0.2	1	S
-	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	-	-	μs
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
1	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		1.8	_	5.5	V
	Program, erase temperature		-20 (7)	_	85	°C
_	Data hold time <sup>(8)</sup>	Ambient temperature = 55 °C	20	-		year

#### Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Bowever, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. -40°C for D version.

8. The data hold time includes time that the power supply is off or the clock is not supplied.







<sup>2.</sup> Definition of programming/erasure endurance

Symbol	Parameter	Condition		Linit		
Symbol	i didinetei	Condition	Min.	Тур.	Max.	Onit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		I	0.10	-	V
-	Voltage detection 2 circuit response time <sup>(2)</sup>	At the falling of Vcc from $5 \text{ V to (Vdet2_0 - 0.1) V}$		20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μs

#### Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

 Table 5.11
 Power-on Reset Circuit <sup>(2)</sup>

Symbol	Deremeter	Condition	Standard			Linit
	Falanielei		Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec

Notes:

- 1. The measurement condition is  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Figure 5.3 Power-on Reset Circuit Electrical Characteristics



# Table 5.12High-speed On-Chip Oscillator Circuit Electrical Characteristics<br/>(Package Type: PWQN0024KC-A)

Symbol	Parameter	Condition		Lloit			
Symbol	Falanielei	Condition	Min.	Тур.	Max.		
-	High-speed on-chip oscillator frequency after reset	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^\circ C \leq T_{opr} \leq 85^\circ C \end{array}$	37.80	40	42.60	MHz	
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(2)</sup>	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	34.836	36.864	39.261	MHz	
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	30.24	32	34.08	MHz	
-	Oscillation stability time	VCC = 5.0 V, Topr = 25°C	-	0.5	3	ms	
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μA	

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

#### Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics (Package Type: PLSP0024JB-A)

Symbol	Parameter	Condition		Llpit		
Symbol		Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^\circ C \leq T_{opr} \leq 85^\circ C \end{array}$	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(2)</sup>	Vcc = 1.8 V to 5.5 V $-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^\circ C \leq T_{opr} \leq 85^\circ C \end{array}$	30.72	32	33.28	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -40^\circ C \leq T_{opr} \leq 85^\circ C \end{array}$	30.40	32	33.60	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	0.5	3	ms
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	=	400	-	μΑ

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

#### Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Lloit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time	$VCC = 5.0 V$ , $Topr = 25^{\circ}C$	-	30	100	μS
_	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.



Table 5.15	<b>Power Supply Circu</b>	uit Timing Characteristics

Symbol	Baramotor	Condition	9	Lloit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		-	-	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr} = 25^{\circ}C$ .

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

### Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) <sup>(1)</sup>

Symbol	Doromoto	Paramatar			Standard			
Symbol	por Parameter		Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time	e		4	-	_	tCYC <sup>(2)</sup>	
tнı	SSCK clock "H" width			0.4	I	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC (2)	
	time	Slave		-	-	1	μs	
tfall	SSCK clock falling	Master		-	-	1	tcyc (2)	
time		Slave		-	-	1	μs	
ts∪	SSO, SSI data input setup time			100	-	-	ns	
tн	SSO, SSI data input h	old time		1	-	-	tCYC (2)	
tlead	SCS setup time	Slave		1tcyc + 50	_	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output delay time			-	-	1	tCYC <sup>(2)</sup>	
tsa	SSI slave access time		$2.7~V \leq Vcc \leq 5.5~V$	-	Ì	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns	
tOR	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	I	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	=	1.5tcyc + 200	ns	

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)









Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



# Table 5.25Electrical Characteristics (4) [2.7 V $\leq$ Vcc < 3.3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Standard		
Cymbol	raidifictor			Min.	Тур.	Max.	Onic
lcc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μΑ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	80	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μΑ	
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μΑ



# Table 5.31Electrical Characteristics (6) [1.8 V $\leq$ Vcc < 2.7 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Standard			
Symbol	i arameter				Тур.	Max.	Unit	
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA	
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	0.8	_	mA	
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	-	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μΑ	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	350	μΑ	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA		
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μΑ	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μA		
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ		
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	-	μΑ		



### Timing Requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

### Table 5.32 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	200	-	ns	
twh(xout)	XOUT input "H" width	90	-	ns	
twl(xout)	XOUT input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
tWH(XCIN)	XCIN input "H" width	7	-	μS	
tWL(XCIN)	XCIN input "L" width	7	-	μS	



## Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

### Table 5.33 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	-	ns	
twh(traio)	TRAIO input "H" width	200	-	ns	
twl(traio)	TRAIO input "L" width	200	Ι	ns	



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V







REVISION HISTORY R8C/3GC Group Datasheet
--

Γ

Rev. Date			Description			
		Page	Summary			
0.01	Oct. 30, 2009	—	First Edition issued			
0.10	May 24, 2010	10	Table 1.6 XOUT: $I \rightarrow I/O$			
		28 to 54	"5. Electrical Characteristics" added			
		55, 56	"Package Dimensions" revised			
1.00	Oct 19, 2010	All	"Under development" deleted			
		4	Table 1.3 QFN: D version deleted			
		15	Figure 3.1 QFN: D version deleted			
		31	Table 32.3 "tCONV", "tsAMP" revised			
		37	Table 32.12 added, Table 32.13 revised			

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.