



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g6cnsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3GC Group.

Table 1.1 Specifications for R8C/3GC Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/3GC Group.
,	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	• Input-only: 1 pin
	ports	CMOS I/O ports: 19, selectable pull-up resistor
		High current drive ports: 19
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
monapio		• External Interrupt: 7 (INT × 3, Key input × 4)
		• Priority levels: 7 levels
Watchdog Time	er	• 14 bits x 1 (with prescaler)
Tratoridog Tim	01	Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	insfer Controller)	1 channel
Bro (Bata IIa	moror controller)	Activation sources: 23
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
1111101		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	Timor IXD	Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	Time NO	Timer mode (input capture function, output compare function), PWM mode
	Timer RE	(output 3 pins), PWM2 mode (PWM output pin)
	I IIII EI KE	8 bits x 1 Pool time clock made (count seconds, minutes, hours, days of week)
	1	Real-time clock mode (count seconds, minutes, hours, days of week)

1.2 Product List

Table 1.3 lists Product List for R8C/3GC Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3GC Group.

Table 1.3 Product List for R8C/3GC Group

Current of Oct 2010

Part No.	ROM C	apacity	RAM	Dookogo Typo	Remarks
Pail No.	Program ROM	Data flash	Capacity	Package Type	Remarks
R5F213G2CNNP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PWQN0024KC-A	N version
R5F213G4CNNP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PWQN0024KC-A	
R5F213G5CNNP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PWQN0024KC-A	
R5F213G6CNNP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0024KC-A	
R5F213G1CNSP	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	
R5F213G2CNSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CNSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CNSP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CNSP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	
R5F213G1CDSP	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	D version
R5F213G2CDSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CDSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CDSP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CDSP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/3GC Group

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

Figure 1.4 shows Pin Assignment (Top View) of PLSP0024JB-A Package. Table 1.5 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View) of PLSP0024JB-A Package

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/3GC Group 3. Memory

3. Memory

3.1 R8C/3GC Group


Figure 3.1 is a Memory Map of R8C/3GC Group. The R8C/3GC Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte) and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

Part Number	Internal ROM			Internal RAM		
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	
R5F213G1CNSP, R5F213G1CDSP	4 Kbytes	0F000h	-	512 byte	005FFh	
R5F213G2CNNP, R5F213G2CNSP, R5F213G2CDSP	8 Kbytes	0E000h	_	1 Kbyte	007FFh	
R5F213G4CNNP, R5F213G4CNSP, R5F213G4CDSP	16 Kbytes	0C000h	-	1.5 Kbytes	009FFh	
R5F213G5CNNP, R5F213G5CNSP, R5F213G5CDSP	24 Kbytes	0A000h	_	2 Kbytes	00BFFh	
R5F213G6CNNP, R5F213G6CNSP, R5F213G6CDSP	32 Kbytes	08000h	_	2.5 Kbytes	00DFFh	

Figure 3.1 Memory Map of R8C/3GC Group

SFR Information (4) (1) Table 4.4

00C1h 00C2h A/D R 00C3h A/D R 00C4h A/D R 00C5h 00C6h 00C7h 00C8h 00C9h A/D R 00C9h 00CAh 00CDh A/D R 00CDh 00CBh 00CFh A/D R 00CDh 00CFh 00CFh 00CFh 00D0h 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h A/D R 00D3h 00D4h 00D5h A/D R 00D5h A/D R 00D3h 00D4h 00D5h A/D R 00D5h A/D R 00D5h A/D R 00D5h A/D R 00D8h D/D R 00D8h D/AO 00DBh D/AO 00DBh O/D AC 00DFh O/D AC 00DFh O/D AC 00E0h Port F<	Register degister 0 degister 1 degister 2 degister 3 degister 4 degister 5 degister 6 degister 7 dode Register put Select Register dontrol Register 0 control Register 1 Register Register Register Control Register Control Register	AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	After Reset XXXh 000000Xxb XXh 000000Xxb O00000Xxb O000000Xxb O000000Xxb O0000000Xxb O0000000Xxb O00000000000000000000000000000000000
00C1h 00C2h A/D R 00C3h A/D R 00C4h A/D R 00C5h 00C6h A/D R 00C7h 00C8h A/D R 00C9h 00CAh A/D R 00CBh 00CCh A/D R 00CDh 00CBh A/D R 00CDh 00CFh A/D R 00CFh 00CFh A/D R 00CFh 00D0h A/D R 00D1h 00D1h 00D1h 00D2h 00D3h A/D R 00D3h 00D4h A/D R 00D3h 00D4h A/D R 00D3h 00D4h A/D R 00D3h 00D3h A/D R 00D4h A/D R A/D R 00D3h 00D4h A/D R 00D5h A/D R A/D R 00D4h A/D R A/D R 00D5h A/D R A/D R 00D6h A/D R A/D R 00D7h A/D R <td< td=""><td>legister 2 legister 3 legister 4 legister 5 legister 6 legister 7 lode Register nout Select Register noutrol Register 0 lontrol Register 1 Register Register Register Register Register Register Register</td><td>AD1 AD2 AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON</td><td>000000XXb XXh 000000XXb 000000XXb 000000XXb 0000000XXb 0000000XXb 00000000</td></td<>	legister 2 legister 3 legister 4 legister 5 legister 6 legister 7 lode Register nout Select Register noutrol Register 0 lontrol Register 1 Register Register Register Register Register Register Register	AD1 AD2 AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb XXh 000000XXb 000000XXb 000000XXb 0000000XXb 0000000XXb 00000000
00C2h A/D R 00C3h A/D R 00C5h A/D R 00C5h A/D R 00C6h A/D R 00C9h A/D R 00D0h 00D1h 00D1h A/D R 00D2h A/D R 00D3h A/D R 00D3h A/D R 00D3h A/D R 00D4h A/D R 00D3h A/D R 00D4h A/D R 00D5h A/D R 00D6h A/D R 00D7h A/D R 00D8h D/A0 00D8h D/A0 00D8h D/A0 00D8h	degister 2 degister 3 degister 4 degister 5 degister 6 degister 7 dode Register dout Select Register dout Register 0 doutrol Register 1 Register Register Register Register Register Register Register	AD2 AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb 000000XXb 000000XXb 0000000XXb 00000000
00C3h 00C4h A/D R 00C4h A/D R 00C5h A/D R 00C6h A/D R 00C7h 00C8h A/D R 00C9h 00CAh A/D R 00CBh 00DAh 00DAh 00D3h 00D4h A/D R 00D3h 00D4h A/D R 00D3h 00D4h A/D R 00D3h 00D4h A/D R 00D3h 00D4h A/D L 00D5h A/D L 00D5h A/D L 00D5h A/D L 00D5h 00D6h 00D7h 00D8h D/AO 00D8h 00DAh 00DBh 00DBh 00DBh 00DBh 00DBh 00DBh 00DBh 00DBh 00E1h 00E1h 00E1h 00E1h 00E3h 00E4h 00E3h 00E4h 00E6h 00E6h 00E7h 00E7h Port F	degister 2 degister 3 degister 4 degister 5 degister 6 degister 7 dode Register dout Select Register dout Register 0 doutrol Register 1 Register Register Register Register Register Register Register	AD2 AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 000000XXb 000000XXb 0000000XXb 00000000
00C4h A/D R 00C5h 00C6h 00C7h 00C8h 00C9h 00C8h 00C9h 00C8h 00CBh 00CBh 00CDh 00CDh 00CEh A/D R 00CFh 00D0h 00D1h 00D1h 00D3h 00D3h 00D4h A/D R 00D5h A/D R 00D3h 00D4h 00D5h A/D R 00D3h 00D4h 00D5h A/D R 00D7h A/D R 00D8h D/DAD 00D8h D/AD 00D8h D/AO 00D8h D/AO 00DBh D/AC 00DDh O0DFh 00E0h Port F 00E3h Port F 00E3h Port F 00E6h O0E7h 00E6h O0E7h	degister 3 degister 4 degister 5 degister 6 degister 7 dode Register reput Select Register control Register 0 control Register 1 Register Register Register Control Register Control Register	AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 0000000000
00C5h 00C6h 00C7h 00C8h 00C9h 00CAh 00CBh 00CBh 00CCh 00CBh 00CCh 00CDh 00CEh 00D6h 00D1h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D6h 00D7h 00D8h 00B8h	degister 3 degister 4 degister 5 degister 6 degister 7 dode Register reput Select Register control Register 0 control Register 1 Register Register Register Control Register Control Register	AD3 AD4 AD5 AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 000000XXb 00000000XXb 00000000
00C6h A/D R 00C7h 00C8h A/D R 00C9h 00C9h 00C6h A/D R 00CDh 00C6h A/D R 00C6h 00D6h 00D1h 00D2h 00D3h 00D4h A/D R 00D5h A/D R 00D6h A/D C 00D7h A/D C 00D8h D/A1 00D8h 00D8h 00D8h D/A1 00D8h 00B8h	degister 4 degister 5 degister 6 degister 7 dode Register degister oput Select Register control Register 1 Register 1 Register Register Control Register Control Register	AD4 AD5 AD6 AD7 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 000h 00h 00h 00h 00h
00C8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD5 AD6 AD7 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 000h 110000000b 000h 000h 000h 000h 0
00C8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD5 AD6 AD7 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 000h 110000000b 000h 000h 000h 000h 0
00C9h 00CAh 00CBh 00CCh 00CCh 00CEh 00CFh 00CFh 00DCh 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D6h 00D7h 00D8h 00B8h	degister 5 degister 6 degister 7 dode Register dout Select Register doutrol Register 0 doutrol Register 1 Register Register Register Register Register Register	AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 000h 11000000b 00h 00h 00h 00h 00h
00CBh 00CCh 00CDh 00CEh 00CFh 00Dh 00Dh 00D1h 00D2h 00D3h 00D4h 00D5h A/D II 00D6h 00D7h A/D CO 00D8h 00B8h	dode Register Mode Register Input Select Register Register Input Select Register Input	AD6 AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb XXh 000000XXb XXh 000000XXb 0000000XXb 00h 11000000b 00h 00h 00h 00h
00CCh	dode Register Aput Select Register Register Aput Select Register Register Aput Select Register Register Register Aput Select Register Regist	AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb XXh 000000XXb 00h 11000000b 00h 00h 00h 00h
00CDh 00CEh 00CEh 00CFh 00D6h 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D7h 00D8h 00E9h	dode Register Aput Select Register Register Aput Select Register Register Aput Select Register Register Register Aput Select Register Regist	AD7 ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb XXh 000000XXb 000 11000000b 00h 00h 00h 00h 00h
00CEh	flode Register Aput Select Register Control Register 0 Control Register 1 Register Register Control Register Control Register	ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	XXh 000000XXb 00h 11000000b 00h 00h 00h 00h
00CFh 00D0h 00D1h 00D2h 00D3h 00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A1 00D8h 00D8h 00D8h 00D8h 00DCh 00DBh 00DCh 00DFh 00DFh 00E1h 00E1h Port F 00E3h Port F 00E6h 00E6h 00E7h Port F	flode Register Aput Select Register Control Register 0 Control Register 1 Register Register Control Register Control Register	ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 DACON	000000XXb 00h 11000000b 00h 00h 00h 00h
00D0h 00D1h 00D2h 00D3h 00D4h 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh 00DDh 00DEh 00DEh 00E1h Port F 00E3h Port F 00E3h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	00h 11000000b 00h 00h 00h 00h
00D1h 00D2h 00D3h 00D4h A/D M 00D5h A/D II 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D8h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00D6h 00E1h 00E2h 00E3h 00E3h 00E4h 00E6h 00E6h 00E7h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	11000000b 00h 00h 00h 00h 00h
00D2h 00D3h 00D4h 00D5h 00D5h A/D II 00D6h A/D II 00D7h A/D II 00D8h 00D9h 00D8h 00DCh 00DDh 00DEh 00DEh 00DEh 00Eh 00E1h 00E2h Port F 00E3h 00E4h 00E5h 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	11000000b 00h 00h 00h 00h 00h
00D3h 00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E3h Port F 00E3h Port F 00E5h Port F 00E6h 00E7h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	11000000b 00h 00h 00h 00h 00h
00D4h A/D M 00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00D8h 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00E0h Port F 00E3h Port F 00E3h Port F 00E5h Port F 00E6h 00E5h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	11000000b 00h 00h 00h 00h 00h
00D5h A/D Ir 00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DFh 00DFh 00E9h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E5h Port F	put Select Register control Register 0 control Register 1 Register Register Control Register Control Register	ADINSEL ADCONO ADCON1 DA0 DA1 DACON	11000000b 00h 00h 00h 00h 00h
00D6h A/D C 00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Control Register 0 Control Register 1 Register Register Control Register On Register PO Register P1 Register	ADCONO ADCON1 DA0 DA1 DACON	00h 00h 00h 00h
00D7h A/D C 00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	control Register 1 Register Register Control Register 20 Register 11 Register	ADCON1 DA0 DA1 DACON	00h 00h 00h
00D8h D/A0 00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00Eh 00E0h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Register Register Control Register P0 Register P1 Register	DA0 DA1 DACON	00h 00h
00D9h D/A1 00DAh 00DBh 00DCh D/A C 00DDh 00DEh 00DEh 00E0h Port F 00E1h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	Register Control Register P0 Register P1 Register	DA1 DACON	00h
00DAh 00DBh 00DCh 00DDh 00DEh 00E0h 00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E7h Port F	Control Register 20 Register 21 Register	DACON	
00DBh 00DCh 00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	² 0 Register ²¹ Register		00h
00DCh D/A C 00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	² 0 Register ²¹ Register		00h
00DDh 00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	² 0 Register ²¹ Register		001
00DEh 00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Register	PO	
00DFh 00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Register	PO	
00E0h Port F 00E1h Port F 00E2h Port F 00E3h Port F 00E4h O0E5h Port F 00E6h O0E7h Port F	P1 Register	PO	
00E1h Port F 00E2h Port F 00E3h Port F 00E4h O0E5h Port F 00E6h O0E7h Port F	P1 Register		XXh
00E2h Port F 00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	i register	P1	XXh
00E3h Port F 00E4h 00E5h Port F 00E6h 00E7h Port F	P0 Direction Register	PD0	00h
00E4h 00E5h Port F 00E6h 00E7h Port F	P1 Direction Register	PD1	00h
00E5h Port F 00E6h 00E7h Port F	1 Billodion regiotor	1.51	0011
00E6h 00E7h Port F	23 Register	P3	XXh
00E7h Port F			
	23 Direction Register	PD3	00h
00E8h Port F	P4 Register	P4	XXh
00E9h			
00EAh Port F	P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh		1	
00FDh			
00FEh 00FFh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	····g·····		
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h 014Ah			
014An			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h 0159h			
0159H			
015An			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h 0167h			
0167H			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h 0176h			
0176h			
0177h 0178h			
0179h			
0179h			
017/til			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			-

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

A -1 -1	Dominton	O. mala al	T 44 D+
Address	Register	Symbol TRASR	After Reset
0180h	Timer RA Pin Select Register	TRBRCSR	00h 00h
0181h	Timer RC Pin Select Register	TRCPSR0	
0182h	Timer RC Pin Select Register 0		00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0196H 0197h		SSRDRH	FFh
	SS Receive Data Register H (2)		
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh	So wode Register 27 Stave Address Register (7)	SOMINE / S/ II C	0011
019Fh			+
01A0h			
01A1h			
01A111			
01A2H			
01A3h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			1
01BEh			1
01BFh			1
X: Undefined		1	

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

Addross	Pagintar	Symbol	After Reset
Address 01C0h	Register Address Match Interrupt Register 0	Symbol RMAD0	After Reset XXh
01C0h	Address Match Interrupt Register 0	KWADO	XXh
01C1h	-		0000XXXXb
01C2h	Address Match Interrupt Enable Register 0	AIER0	0000XXXXB
01C3h	Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1	RMAD1	XXh
	Address Match Interrupt Register 1	RIVIADI	XXh
01C5h	4		
01C6h	Address Match Intervent Freshle Devister 4	ALED4	0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	1 5		
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			+
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
	Port PT Drive Capacity Control Register	PIDRR	oon
01F1h 01F2h	Drive Capacity Control Register C	DDDA	00h
	Drive Capacity Control Register 0	DRR0	
01F3h	Drive Capacity Control Register 1	DRR1	00h
04 - 41			00h
01F4h	Innuit Throohold Control Docistor C		
01F5h	Input Threshold Control Register 0	VLT0	
01F5h 01F6h	Input Threshold Control Register 0 Input Threshold Control Register 1	VLT0 VLT1	00h
01F5h 01F6h 01F7h	Input Threshold Control Register 1	VLT1	00h
01F5h 01F6h 01F7h 01F8h			
01F5h 01F6h 01F7h 01F8h 01F9h	Input Threshold Control Register 1 Comparator B Control Register 0	VLT1	00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh	Input Threshold Control Register 1	VLT1	00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh	Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0	VLT1 INTCMP INTEN	00h 00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1 Comparator B Control Register 0	VLT1	00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh	Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0	VLT1 INTCMP INTEN INTF	00h 00h 00h 00h
01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0	VLT1 INTCMP INTEN	00h 00h 00h

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) ⁽¹⁾ **Table 4.10**

Address	Register	Symbol	After Reset
	Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h	2	DTOD7	XXh
	Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
	Control Data 8	DTCD8	XXh
	Suffici Data 6	DICDO	AAII
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
	Control Data 9	DTCD9	XXh
2C89h		2.000	XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h DTC	Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
			VVh
2C9Fh	Control Data 40	DTODAG	XXh
	Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
	Control Data 12	DTCD42	
	Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
			77711

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.7	Flash Memory	Data flash Block A to Block D	D) Electrical Characteristics
iubic o.i	i lasti metilory	Data Hash Blook A to Blook L	Licotrioai Oriaracteristics

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic	
_	Program/erase endurance (2)		10,000 (3)	-	-	times	
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS	
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS	
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S	
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	-	5+CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	=	-	μS	
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		1.8	-	5.5	V	
=	Program, erase temperature		-20 ⁽⁷⁾	-	85	°C	
=	Data hold time (8)	Ambient temperature = 55 °C	20	-	=	year	

Notes

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

R8C/3GC Group 5. Electrical Characteristics

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics (Package Type: PWQN0024KC-A)

Symbol	Parameter	Parameter Condition		Standard			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	37.80	40	42.60	MHz	
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	34.836	36.864	39.261	MHz	
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	30.24	32	34.08	MHz	
=	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	0.5	3	ms	
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	-	μΑ	

Notes:

- 1. VCC = 1.8 to 5.5 V, $T_{OPT} = -20$ to $85^{\circ}C$ (N version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics (Package Type: PLSP0024JB-A)

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	38.4	40	41.6	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
		Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Notes:

- 1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	1	2	1	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

R8C/3GC Group 5. Electrical Characteristics




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

R8C/3GC Group 5. Electrical Characteristics




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.19 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	d l	Unit
Symbol	Faiailielei			Min.	Тур.	Max.	OTIIL
(\frac{1}{2} \)	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	-	μА

Table 5.24 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol	Parar	motor	Condition		andard	ndard		
Symbol	Falai	netei			Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	IOH = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		$IOH = -200 \mu A$	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	-	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	=	0.5	V
		XOUT		IoL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	-	V
		RESET	Vcc = 3.0 V		0.1	0.5	_	V
Iн	Input "H" current		VI = 3 V, Vcc = 3.0 \	/	=	=	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 \	/	=	=	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 \	/	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			=	0.3	=	ΜΩ
RfXCIN	Feedback resistance	XCIN			=	8	=	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

Note:

^{1.} $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ and $\text{T}_{\text{OPT}} = -20$ to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.25 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	;	Standar	d	Unit
Symbol		<u> </u>		Min. Typ.		Max.	Uilli
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	3.5	10	mA
output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA	
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	4.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	=	1	=	mA
	Low-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	390	μА	
		mode					
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	80	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	=	40	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	_	5.0	_	μА
		Peripheral clock off VCA27 = VCA26 = VCA25 = 0					

Table 5.31 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
		arameter		Min. Typ.		Max.	- Uni
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μА
	clo	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	-	μА

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.