#### Zilog - EZ80F93AZ020SC Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	eZ80
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/ez80f93az020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Zilogi

# **Table of Contents**

Architectural Overview         Features         Block Diagram         Pin Description         Pin Characteristics	<b>. 1</b> . 2 . 4 20
Register Map	25
eZ80 <sup>®</sup> CPU Core Features	<b>31</b> 31
Reset	<b>32</b> 32 32 33
Low-Power Modes Overview SLEEP Mode HALT Mode Clock Peripheral Power-Down Registers	<b>35</b> 35 35 36 36
General-Purpose Input/Output GPIO Overview GPIO Operation GPIO Interrupts GPIO Control Registers	<b>39</b> 39 39 42 43
Interrupt Controller	<b>45</b> 45 47
Chip Selects and Wait States Memory and I/O Chip Selects Memory Chip Select Operation I/O Chip Select Operation Wait States WAIT Input Signal Chip Selects During Bus Request/Bus Acknowledge Cycles Bus Mode Controller eZ80 Bus Mode Z80 Bus Mode Intel <sup>TM</sup> Bus Mode Intel <sup>TM</sup> Bus Mode Chip Select Registers	<b>48</b> 48 50 51 52 53 53 53 53 63 67
Watchdog Timer         Watchdog Timer Overview	<b>72</b> 72

# Zilog<sup>®</sup> 38

## Table 5. Clock Peripheral Power-Down Register 2; (CLK\_PPD2 = 00DCh)

Bit	7	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
CPU Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	
Note: R/W = Read/Write; R = Read Only.									

Bit Position	Value	Description
7	1	PHI Clock output is disabled (output is high-impedance).
PHI_OFF	0	PHI Clock output is enabled.
6	0	Reserved.
5	1	System clock to PRT5 is powered down.
PRT5_OFF	0	System clock to PRT5 is powered up.
4	1	System clock to PRT4 is powered down.
PRI4_OFF	0	System clock to PRT4 is powered up.
3	1	System clock to PRT3 is powered down.
PRI3_OFF	0	System clock to PRT3 is powered up.
2	1	System clock to PRT2 is powered down.
PRI2_OFF	0	System clock to PRT2 is powered up.
1	1	System clock to PRT1 is powered down.
PRI1_OFF	0	System clock to PRT1 is powered up.
0	1	System clock to PRT0 is powered down.
PRIU_OFF	0	System clock to PRT0 is powered up.

Zilog 65



Signal timing for Motorola bus mode is displayed for a Read operation in Figure 17 and for a Write operation in Figure 18 on page 66. In these two figures, each Motorola bus mode state is 2 CPU system clock cycles in duration.

Figure 17. Example: Motorola Bus Mode Read Timing



If the NMI\_OUT bit in the WDT\_CTL register is set to 1, then upon time-out, the WDT asserts an NMI for CPU processing. The NMI\_FLAG bit can be polled by the CPU to determine the source of the NMI event.

# Watchdog Timer Registers

## Watchdog Timer Control Register

The Watchdog Timer Control register, listed in Table 27, is an 8-bit Read/Write register used to enable the Watchdog Timer, set the time-out period, indicate the source of the most recent RESET, and select the required operation upon WDT time-out.

## Table 27. Watchdog Timer Control Register; (WDT\_CTL = 0093h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0/1	0	0	0	0	0
CPU Access	R/W	R/W	R	R/W	R/W	R	R/W	R/W

Note: R = Read only; R/W = Read/Write.

Bit Position	Value	Description
7 WDT EN	0	WDT is disabled.
WDI_EN	1	WDT is enabled. When enabled, the WDT cannot be disabled without a RESET.
6	0	WDT time-out resets the CPU.
NMI_OUT	1	WDT time-out generates a nonmaskable interrupt (NMI) to the CPU.
5	0	RESET caused by external full-chip reset or ZDI reset.
RST_FLAG*	1	RESET caused by WDT time-out. This flag is set by the WDT time-out, even if the NMI_OUT flag is set to 1. The CPU can poll this bit to determine the source of the RESET or NMI.
[4:3]	00	WDT clock source is system clock.
WDI_CLK	01	WDT clock source is Real-Time Clock source (32 kHz on-chip oscillator or 50/60 Hz input as set by RTC_CTRL[4]).
	10	Reserved.
	11	Reserved.
2	0	Reserved.

Note: \*RST\_FLAG is only cleared by a non-WDT RESET.

Zilog 75

Bit Position	Valuo	Description
1 031001	value	Description
[1:0] WDT_PERIOD	00	WDT time-out period is 2 <sup>27</sup> clock cycles.
	01	WDT time-out period is 2 <sup>25</sup> clock cycles.
	10	WDT time-out period is 2 <sup>22</sup> clock cycles.
	11	WDT time-out period is 2 <sup>18</sup> clock cycles.

Note: \*RST\_FLAG is only cleared by a non-WDT RESET.

#### Watchdog Timer Reset Register

The Watchdog Timer Reset register, listed in Table 28, is an 8-bit Write Only register. The Watchdog Timer is reset when an A5h value followed by 5Ah is written to this register. Any amount of time can occur between the writing of the A5h value and the 5Ah value, so long as the WDT time-out does not occur prior to completion.

#### Table 28. Watchdog Timer Reset Register; (WDT\_RR = 0094h)

Bit	7	6	5	4	3	2	1	0	
Reset	Х	Х	Х	Х	Х	Х	Х	Х	
CPU Access	W	W	W	W	W	W	W	W	

Note: X = Undefined; W = Write only.

Bit Position	Value	Description
[7:0] WDT_RR	A5h	The first Write value required to reset the WDT prior to a time- out.
	5Ah	The second Write value required to reset the WDT prior to a time-out. If an A5h, 5Ah sequence is written to WDT_RR, the WDT timer is reset to its initial count value, and counting resumes.

Zilog<sup>®</sup> 84

Table 34. Timer Data Register—High Byte(TMR0\_DR\_H = 0082h, TMR1\_DR\_H = 0085h, TMR2\_DR\_H = 0088h, TMR3\_DR\_H = 008Bh, TMR4\_DR\_H = 008Eh, or TMR5\_DR\_H = 0091h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R	R	R	R	R	R	R	R
Note: R = Read only.								

Bit Position	Value	Description
[7:0] TMRx_DR_H	00h–FFh	These bits represent the High byte of the 2-byte timer data value, {TMRx_DR_H[7:0], TMRx_DR_L[7:0]}. Bit 7 is bit 15 (msb) of the 16-bit timer data value. Bit 0 is bit 8 of the 16-bit timer data value.

#### Timer Reload Register—Low Byte

The Timer Reload Register—Low Byte, listed in Table 35, stores the least-significant byte (LSB) of the 2-byte timer reload value. In CONTINUOUS mode, the timer reload value is reloaded into the timer upon end-of-count. When RST\_EN (TMRx\_CTL[1]) is set to 1 to enable the automatic reload and restart function, the timer reload value is written to the timer on the next rising edge of the clock.

Note:

The Timer Data registers and Timer Reload registers share the same address space.

Table 35. Timer Reload Register—Low Byte(TMR0\_RR\_L = 0081h, TMR1\_RR\_L = 0084h, TMR2\_RR\_L = 0087h, TMR3\_RR\_L = 008Ah, TMR4\_RR\_L = 008Dh, or TMR5\_RR\_L = 0090h)

Bit	7	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
CPU Access	W	W	W	W	W	W	W	W	
Note: W = Write only.									
Bit									

Position	value	Description
[7:0] TMRx_RR_L	00h–FFh	These bits represent the Low byte of the 2-byte timer reload value, {TMRx_RR_H[7:0], TMRx_RR_L[7:0]}. Bit 7 is bit 7 of the 16-bit timer reload value. Bit 0 is bit 0 (lsb) of the 16-bit timer reload value.

- Write values to the RTC alarm registers to set the appropriate alarm conditions
- Write to RTC\_CTRL to clear the RTC\_UNLOCK bit; clearing the RTC\_UNLOCK bit resets and enables the clock divider

## **Real-Time Clock Registers**

The Real-Time Clock registers are accessed via the address and data bus using I/O instructions. RTC\_UNLOCK controls access to the RTC count registers. When unlocked (RTC\_UNLOCK = 1), the RTC count is disabled and the count registers are Read/Write. When locked (RTC\_UNLOCK = 0), the RTC count is enabled and the count registers are Read Only. The default, at RESET, is for the RTC to be locked.

#### **Real-Time Clock Seconds Register**

This register contains the current seconds count. The value in the RTC\_SEC register is unchanged by a RESET. The current setting of BCD\_EN determines whether the values in this register are binary (BCD\_EN = 0) or binary-coded decimal (BCD\_EN = 1). Access to this register is Read Only if the RTC is locked and Read/Write if the RTC is unlocked. See Table 38.

Table 36. Real-Time Clock Seconds Register, (RTC_SEC = 00E01)							

Table 39 Peal Time Cleck Seconds Perister: (PTC SEC - 0050h)

Bit	7	6	5	4	3	2	1	0
Reset	Х	Х	Х	Х	Х	Х	Х	Х
CPU Access	R/W*							
Note: X = Unchanged by RESET; R/W* = Read Only if RTC locked, Read/Write if RTC unlocked.								

#### Binary-Coded-Decimal Operation (BCD\_EN = 1)

Bit Position	Value	Description
[7:4] TEN_SEC	0–5	The tens digit of the current seconds count.
[3:0] SEC	0–9	The ones digit of the current seconds count.
Binary Opera	ation (BCD	_EN = 0)
Bit Position	Value	Description
[7:0] SEC	00h– 3Bh	The current seconds count.



## **Real-Time Clock Alarm Minutes Register**

This register contains the alarm minutes value. See Table 47.

#### Table 47. Real-Time Clock Alarm Minutes Register; (RTC\_AMIN = 00E9h)

Bit	7	6	5	4	3	2	1	0
Reset	Х	Х	Х	Х	Х	Х	Х	Х
CPU Access	R/W							
Note: X = Unchanged by RESET; R/W = Read/Write.								

#### Binary-Coded-Decimal Operation (BCD\_EN = 1)

3Bh

Bit Position	Value	Description
[7:4] ATEN_MIN	0–5	The tens digit of the alarm minutes value.
[3:0] AMIN	0–9	The ones digit of the alarm minutes value.
Binary Operat	ion (BCD	_EN = 0)
Bit Position	Value	Description
[7:0]	00h-	The alarm minutes value.

AMIN

# zilog 115

#### Table 58. UART Interrupt Status Codes (Continued)

INSTS Value	Priority	Interrupt Type
001	Fifth	Transmit Buffer Empty
000	Lowest	Modem Status

#### **UART FIFO Control Register**

This register is used to monitor trigger levels, clear FIFO pointers, and enable or disable the FIFO. The UARTx\_FCTL registers share the same I/O addresses as the UARTx\_IIR registers. See Table 59.

# Table 59. UART FIFO Control Registers(UART0\_FCTL = 00C2h, UART1\_FCTL = 00D2h)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W

Note: W = Write only.

Bit		
Position	Value	Description
[7:6] TRIG	00	Receive FIFO trigger level set to 1. Receive data interrupt is generated when there is 1 byte in the FIFO. Valid only if FIFO is enabled.
	01	Receive FIFO trigger level set to 4. Receive data interrupt is generated when there are 4 bytes in the FIFO. Valid only if FIFO is enabled.
	10	Receive FIFO trigger level set to 8. Receive data interrupt is generated when there are 8 bytes in the FIFO. Valid only if FIFO is enabled.
	11	Receive FIFO trigger level set to 14. Receive data interrupt is generated when there are 14 bytes in the FIFO. Valid only if FIFO is enabled.
[5:3]	000	Reserved.
2 CLRTXF	0	No effect.
	1	Clear the transmit FIFO and reset the transmit FIFO pointer. Valid only if the FIFO is enabled.

# zilog 141

# **I2C Serial I/O Interface**

# I<sup>2</sup>C General Characteristics

The I<sup>2</sup>C serial I/O bus is a two-wire communication interface that can operate in four modes:

- 1. MASTER TRANSMIT
- 2. MASTER RECEIVE
- 3. SLAVE TRANSMIT
- 4. SLAVE RECEIVE

The I<sup>2</sup>C interface consists of the Serial Clock (SCL) and the Serial Data (SDA). Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via an external pull-up resistor. When the bus is free, both lines are High. The output stages of devices connected to the bus must be configured as open-drain outputs. Data on the I<sup>2</sup>C bus can be transferred at a rate of up to 100 kbps in STANDARD mode, or up to 400 kbps in FAST mode. One clock pulse is generated for each data bit transferred.

# **Clocking Overview**

If another device on the  $I^2C$  bus drives the clock line when the  $I^2C$  is in MASTER mode, the  $I^2C$  synchronizes its clock to the  $I^2C$  bus clock. The High period of the clock is determined by the device that generates the shortest High clock period. The Low period of the clock is determined by the device that generates the longest Low clock period.

A slave may stretch the Low period of the clock to slow down the bus master. The Low period may also be stretched for handshaking purposes. This can be done after each bit transfer or each byte transfer. The  $I^2C$  stretches the clock after each byte transfer until the IFLG bit in the I2C\_CTL register is cleared.

## **Bus Arbitration Overview**

In MASTER mode, the I<sup>2</sup>C checks that each transmitted logic 1 appears on the I<sup>2</sup>C bus as a logic 1. If another device on the bus overrules and pulls the SDA signal Low, arbitration is lost. If arbitration is lost during the transmission of a data byte or a Not-Acknowledge bit, the I<sup>2</sup>C returns to the idle state. If arbitration is lost during the transmission of an address, the I<sup>2</sup>C switches to SLAVE mode so that it can recognize its own slave address or the general call address.

zilog 150

Code I <sup>2</sup> C State	Microcontroller Response	Next I <sup>2</sup> C Action					
48h Addr + R transmitted, ACK no	For a 7-bit address: t Set STA, clear IFLG	Transmit repeated START					
received	Or set STP, clear IFLG	Transmit STOP					
	Or set STA & STP, clear IFLG	Transmit STOP then START					
	For a 10-bit address: Write extended address byte to DATA, clear IFLG	Transmit extended address byte					
38h Arbitration lost	Clear IFLG	Return to idle					
	Or set STA, clear IFLG	Transmit START when bus is free					
68h Arbitration lost, SLA+W received,	Clear IFLG, clear AAK = 0	Receive data byte, transmit NACK					
ACK transmitted	Or clear IFLG, set AAK = 1	Receive data byte, transmit ACK					
78h Arbitration lost, General call addr received, ACK transmitted	Same as code 68h	Same as code 68h					
B0h Arbitration lost, SLA+R received,	Write byte to DATA, clear IFLG, clear AAK = 0	Transmit last byte, receive ACK					
ACK transmitted	Or write byte to DATA, clear IFLG, set AAK = 1	Transmit data byte, receive ACK					
R = Read bit; that is, the lsb is set to 1.							

Table 81. I<sup>2</sup>C Master Receive Status Codes (Continued)

If 10-bit addressing is being used, the slave is first addressed using the full 10-bit address plus the Write bit. The master then issues a restart followed by the first part of the 10-bit address again, but with the Read bit. The status code then becomes 40h or 48h. It is the responsibility of the slave to remember that it had been selected prior to the restart.

If a repeated START condition is received, the status code is 10h instead of 08h.

After each data byte is received, the IFLG is set and one of the status codes listed in Table 82 is in the I2C\_SR register.

# zilog 157

# Table 87. I<sup>2</sup>C Control Registers(I2C\_CTL = 00CBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Note: R/W = Read/Write; R = Read Only.								

Bit Position	Value	Description
7	0	I <sup>2</sup> C interrupt is disabled.
IEN	1	I <sup>2</sup> C interrupt is enabled.
6	0	The $I^2C$ bus (SCL/SDA) is disabled and all inputs are ignored.
ENAB	1	The I <sup>2</sup> C bus (SCL/SDA) is enabled.
5	0	Master mode START condition is sent.
STA	1	Master mode start-transmit START condition on the bus.
4	0	Master mode STOP condition is sent.
STP	1	Master mode stop-transmit STOP condition on the bus.
3	0	I <sup>2</sup> C interrupt flag is not set.
IFLG	1	I <sup>2</sup> C interrupt flag is set.
2	0	Not Acknowledge.
AAK	1	Acknowledge.
[1:0]	00	Reserved.







#### **ZDI Single-Bit Byte Separator**

Following each 8-bit ZDI data transfer, a single-bit byte separator is used. To initiate a new ZDI command, the single-bit byte separator must be High (logical 1) to allow for a new ZDI START command to be sent. For all other cases, the single-bit byte separator can be either Low (logical 0) or High (logical 1). When ZDI is configured to allow the CPU to accept external bus requests, the single-bit byte separator should be Low (logical 0) during all ZDI commands. This Low value indicates that ZDI is still operating and is not ready to relinquish the Bus. The CPU does not accept the external bus requests until the single-bit byte separator is a High (logical 1). For more information about accepting bus requests in ZDI DEBUG mode, see the Bus Requests During ZDI DEBUG Mode section on page 169.

## **ZDI Register Addressing**

Following a START signal the ZDI master must output the ZDI register address. All data transfers with the ZDI block use special ZDI registers. The ZDI control registers that reside in the ZDI register address space should not be confused with the eZ80F92 device peripheral registers that reside in the I/O address space.

Many locations in the ZDI control register address space are shared by two registers, one for Read Only access and one for Write Only access. As an example, a Read from ZDI register address 00h returns the eZ80<sup>®</sup> Product ID Low Byte while a Write to this same location, 00h, stores the Low byte of one of the address match values used for generating BREAK points.

The format for a ZDI address is seven bits of address, followed by one bit for Read or Write control, and completed by a single-bit byte separator. The ZDI executes a Read or Write operation depending on the state of the R/W bit (0 = Write, 1 = Read). If no new START command is issued at completion of the Read or Write operation, the operation

# Zilog 168



Figure 44.ZDI Single-Byte Data Read Timing

#### **ZDI Block Read**

A Block Read operation is initiated the same as a single-byte Read; however, the ZDI master continues to clock in the next byte from the ZDI slave as the ZDI slave continues to output data. The ZDI register address counter increments with each Read. If the ZDI register address reaches the end of the Read Only ZDI register address space (20h), the address stops incrementing. Figure 45 displays the ZDI's Block Read timing.



Figure 45.ZDI Block Data Read Timing

# **Operation of the eZ80F92 Device During ZDI Breakpoints**

If the ZDI forces the CPU to BREAK, only the CPU suspends operation. The system clock continues to operate and drive other peripherals. Those peripherals that can operate autonomously from the CPU may continue to operate, if so enabled. For example, the Watchdog Timer and Programmable Reload Timers continue to count during a ZDI BREAK point.

When using the ZDI interface, any Write or Read operations of peripheral registers in the I/O address space produces the same effect as Read or Write operations using the CPU.

# zilog 173

# Table 96. ZDI BREAK Control Register(ZDI\_BRK\_CTL = 10h in the ZDI Write Only Register Address Space)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	W	W	W	W	W	W	W	W
Note: W = Write Only.								

Bit		
Position	Value	Description
7 brk_next	0	The ZDI BREAK on the next CPU instruction is disabled. Clearing this bit releases the CPU from its current BREAK condition.
	1	The ZDI BREAK on the next CPU instruction is enabled. The CPU can use multibyte Op Codes and multibyte operands. BREAK points only occur on the first Op Code in a multibyte Op Code instruction. If the ZCL pin is High and the ZDA pin is Low at the end of RESET, this bit is set to 1 and a BREAK occurs on the first instruction following the RESET. This bit is set automatically during ZDI BREAK on address match. A BREAK can also be forced by writing a 1 to this bit.
6 brk_addr3	0	The ZDI BREAK, upon matching BREAK address 3, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 3, is enabled.
5 brk_addr2	0	The ZDI BREAK, upon matching BREAK address 2, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 2, is enabled.
4 brk_addr1	0	The ZDI BREAK, upon matching BREAK address 1, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 1, is enabled.
3 brk_addr0	0	The ZDI BREAK, upon matching BREAK address 0, is disabled.
	1	The ZDI BREAK, upon matching BREAK address 0, is enabled.

# Zilog 187

# **On-Chip Instrumentation**

# Introduction to On-Chip Instrumentation

On-Chip Instrumentation<sup>1</sup> (OCI<sup>TM</sup>) for the eZ80<sup>®</sup> CPU core enables powerful debugging features. The OCI provides run control, memory and register visibility, complex breakpoints, and trace history features.

The OCI employs all of the functions of the ZDI as described in the Zilog Debug Interface section that starts on page 162. It also adds the following debug features:

- Control via a 4-pin Joint Test Action Group (JTAG)-standard port that conforms to the IEEE Standard 1149.1 (Test Access Port and Boundary Scan Architecture)<sup>2</sup>
- Complex break point trigger functions
- Break point enhancements, such as the ability to:
  - Define two break point addresses that form a range
  - Break on masked data values
  - Start or stop trace
  - Assert a trigger output signal
- Trace history buffer
- Software break point instruction

There are four sections to the OCI:

- 1. JTAG interface
- 2. ZDI debug control
- 3. Trace buffer memory
- 4. Complex triggers

# **OCI** Activation

OCI features clock initialization circuitry so that external debug hardware can be detected during power-up. The external debugger must drive the OCI clock pin (TCK) Low at least two system clock cycles prior to the end of the RESET to activate the OCI block. If TCK is High at the end of the RESET, the OCI block shuts down so that it does not draw power in normal product operation. When the OCI is shut down, ZDI is enabled directly and can

<sup>1.</sup> On-Chip Instrumentation and OCI are trademarks of First Silicon Solutions, Inc.

<sup>2.</sup> The eZ80F92 does not contain the boundary scan register required for 1149.1 compliance.

**Z**ilog <sub>188</sub>

be accessed via the clock (TCK) and data (TDI) pins. See the Zilog Debug Interface section on page 162 for more information about ZDI.

# **OCI Interface**

There are five dedicated pins on the eZ80F92 device for the OCI interface. Four pins—TCK, TMS, TDI, and TDO—are required for IEEE Standard 1149.1-compliant JTAG ports. The TRIGOUT pin provides additional testability features. These five OCI pins are listed in Table 110.

Symbol	Name	Туре	Description
ТСК	Clock	Input	Asynchronous to the primary CPU system clock. The TCK period must be at least twice the system clock period. During RESET, this pin is sampled to select either OCI or ZDI DEBUG modes. If Low during RESET, the OCI is enabled. If High during RESET, the OCI is powered down and ZDI DEBUG mode is enabled. When ZDI DEBUG mode is active, this pin is the ZDI clock. On-chip pull-up ensures a default value of 1 (High).
TMS	Test Mode Select	Input	This serial test mode input controls JTAG mode selection. On-chip pull-up ensures a default value of 1 (High). The TMS signal is sampled on the rising edge of the TCK signal.
TDI	Data In	Input (OCI enabled)	Serial test data input. On-chip pull-up ensures a default value of 1 (High). This pin is input-only when the OCI is enabled. The input data is sampled on the rising edge of the TCK signal.
		I/O (OCI disabled)	When the OCI is disabled, this pin functions as the ZDA (ZDI Data) I/O pin.
TDO	Data Out	Output	The output data changes on the falling edge of the TCK signal.
TRIGOUT	Trigger Output	Output	Generates an active High trigger pulse when valid OCI trigger events occur. Output is tristate when no data is driven out.

#### Table 110. OCI Pins

Zilog 204

#### Table 120. Flash Interrupt Control Register; (FLASH\_IRQ=00FBh)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
CPU Access	R/W	R/W	R	R	R	R	R	R
Note: R/W = Read/Write, R = Read Only. Read resets bits [5] and [3:0].								

Value	Description
0	Flash Erase/Row Program Done Interrupt is disabled
1	Flash Erase/Row Program Done Interrupt is enabled
0	Error Condition Interrupt is disabled
1	Error Condition Interrupt is enabled
0	Erase/Row Program Done Flag is not set
1	Erase/Row Program Done Flag is set
0	Reserved
0	The Write Violation Error Flag is not set
1	The Write Violation Error Flag is set
0	The Row Program Time-out Error Flag is not set
1	The Row Program Time-out Error Flag is set
0	The Page Erase Violation Error Flag is not set
1	The Page Erase Violation Error Flag is set
0	The Mass Erase Violation Error Flag is not set
1	The Mass Erase Violation Error Flag is set
	Value 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

## Flash Page Select Register

The msb of this register is used to select whether all Flash access and Page Erases are directed to the 256-byte Information Page or to the main Flash memory array. When the main array is selected, the lower 7-bits (6 bits in the eZ80F93 device) are used to select one of the 128 pages for Page Erase or I/O Write operations.

To perform a Page Erase, the software must set the proper page value prior to setting the Page Erase bit in the Flash control register.

Zilog 235

#### Table 151. External I/O Write Timing (Continued)

		Delay	Delay (ns)			
Parameter	Abbreviation	Min	Мах			
T <sub>10</sub>	Clock Rise to WR Deassertion Delay*	1.6	6.5			
	WR Deassertion to ADDR Hold Time	0.25	_			
	WR Deassertion to DATA Hold Time	0.25	_			
	WR Deassertion to CSx Hold Time	0.25				
	WR Deassertion to IORQ Hold Time	0.25				
Note: *At the ADDR	e conclusion of a Write cycle, deassertion of $\overline{WR}$ alw , DATA, CSx, or IORQ.	ays occurs before a	ny change to			

### Wait State Timing for Read Operations

Figure 62 displays the extension of the memory access signals using a single WAIT state for a Read operation. This WAIT state is generated by setting CS\_WAIT to 001h in the Chip Select Control Register.



Figure 62.Wait State Timing for Read Operations



248

Programming Flash Memory 195 pull-up resistor, external 40, 141 PUSH, Op Code Map 213, 215, 217

# R

**RAM 190** RAM Address Upper Byte Register 192 **RAM Control Register 192** Random Access Memory 190 RD 11, 22, 48, 51, 53, 56, 57, 60 RD Assertion Delay 231, 233 RD Deassertion Delay 231, 233 Reading the Current Count Value 79 Real-Time Clock 32, 35, 88, 219, 220 Real-Time Clock Alarm 89 Real-Time Clock alarm 35 Real-Time Clock Alarm Control Register 102 Real-Time Clock Alarm Day-of-the-Week Register 101 Real-Time Clock Alarm Hours Register 100 Real-Time Clock Alarm Minutes Register 99 Real-Time Clock Alarm Seconds Register 98 **Real-Time Clock Battery Backup 89** Real-Time Clock Century Register 97 Real-Time Clock circuit 224 Real-Time Clock Control Register 102 Real-Time Clock Crystal Input 12 Real-Time Clock Crystal Output 12 Real-Time Clock Day-of-the-Month Register 94 Real-Time Clock Day-of-the-Week Register 93 **Real-Time Clock Hours Register 92 Real-Time Clock Minutes Register 91 Real-Time Clock Month Register 95** Real-Time Clock Oscillator and Source Selection 89 **Real-Time Clock Overview 88 Real-Time Clock Power Supply 12** Real-Time Clock Recommended Operation 89 **Real-Time Clock Registers 90 Real-Time Clock Seconds Register 90** Real-Time Clock source 72, 74, 76, 80, 86, 87 Real-Time Clock Year Register 96 Receive, Infrared Encoder/Decoder 125

Recommended Usage of the Baud Rate Generator 110 Register Map 25 Request to Send 13, 16, 119 RESET 11, 22, 32, 33, 35, 36, 40, 48, 72, 73, 74, 89, 90, 102, 109, 110, 111, 129, 135, 173, 175, 187, 188, 190, 192, 200, 202, 224 Reset 32 Reset controller 32, 33 **RESET event 39 RESET mode timer 32 Reset Operation 32 RESET Or NMI Generation 73** Reset States 49 Resetting the I2C Registers 153 RI 106, 119, 122 RI0 15, 128 RI1 17, 41 Ring Indicator 15, 17, 122 Row Program Time-out 203 rst flag bit 73 RTC 12, 29, 30, 76, 88 RTC alarm condition 102 RTC alarm registers 90 RTC clock source 103 RTC count 89, 102 RTC count registers 90 **RTC Supply Current 224 RTC Supply Voltage 223** RTC UNLOCK 103 RTC UNLOCK bit 89, 90, 102 RTC VDD 12, 22 RTC XIN 12, 22 RTC XOUT 12, 22 RTS 119, 122, 128 **RTS0 13 RTS1 16 RxD0 13 RxD1 15** 

# S

Schmitt Trigger 11 Schmitt Trigger Input 20