# \_\_\_Lattice Semiconductor Corporation - <u>ORT82G5-3FN680C Datasheet</u>



XE

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | -  |
| Number of Logic Elements/Cells | 10368  |
| Total RAM Bits                 | 113664   |
| Number of I/O                  | 372  |
| Number of Gates                | 643000   |
| Voltage - Supply               | 1.425V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 70°C (TA)  |
| Package / Case                 | 680-BBGA   |
| Supplier Device Package        | 680-FPBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/ort82g5-3fn680c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Variable    | Description   |
|-------------|---|
| sync_status | FAIL: Lane is not synchronized (correct 10-bit alignment has not been established).<br>OK: Lane is synchronized.<br>OK_NOC: Lane is synchronized but a comma character has not been detected in the past 200 code groups. |
| enable_CDET | TRUE: Align subsequent 10-bit words to the boundary indicated by the next received comma.<br>FALSE: Maintain current 10-bit alignment.  |
| gd_cg       | Current number of consecutive cg_good indications.  |

#### Table 5. XAUI Link Synchronization State Diagram Notation – Variables

### Figure 10. XAUI Link Synchronization State Diagram



• FMPU\_SYNMODE\_B = 11111111 (Register Location 30911)

To enable/disable multi-channel alignment of individual channels within a multi-channel alignment group:

- FMPU\_STR\_EN\_xx = 1 enabled
- FMPU\_STR\_EN\_xx = 0 disabled
- (Register Location 30810 and 30910, where xx is one of AC, AD, BC or BD.)

To resynchronize a multichannel alignment group set the following bit to zero, and then set it to one.

- FMPU\_RESYNC4 for four channels, AC, AD, BC and BD. (Register Location 30A02, bit 2)
- FMPU\_RESYNC2A for dual channels, AC and AD. (Register Location 30820, bit 5)
- FMPU\_RESYNC2B for block channels, BC and BD. (Register Location 30920, bit 5)

To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following bit to zero, and then set it to one.

FMPU\_RESYNC1\_xx (Register Locations 30820 and 30920, bits 2 and 3, where xx is one of AC, AD, BC or BD).

# **ORT82G5** Configuration

Register settings for multi-channel alignment are shown in Table 7.

#### Table 7. Multi-channel Alignment Modes

| Register Bits<br>FMPU_SYNMODE_xx[0:1] | Mode                        |
|---------------------------------------|-----------------------------|
| 00                                    | No multi-channel alignment. |
| 10                                    | Twin channel alignment.     |
| 01                                    | Quad channel alignment.     |
| 11                                    | Eight channel alignment.    |

Note: Where xx is one of A[A:D] and B[A:D].

To align all eight channels:

- FMPU\_SYNMODE\_A[A:D] = 11
- FMPU\_SYNMODE\_B[A:D] = 11

To align all four channels in SERDES A:

• FMPU\_SYNMODE\_A[A:D] = 01

To align two channels in SERDES A:

- FMPU\_SYNMODE\_A[A:B] = 10 for channel AA and AB
- FMPU\_SYNMODE\_A[C:D] = 10 for channel AC and AD

A similar alignment can be defined for SERDES B.

To enable/disable synchronization signal of individual channel within a multi-channel alignment group:

- FMPU\_STR\_EN\_xx = 1 enabled
- FMPU\_STR\_EN\_xx = 0 disabled

where xx is one of A[A:D] and B[A:D].

To resynchronize a multi-channel alignment group set the following bit to zero, and then set it to one:

- FMPU\_RESYNC8 for eight channel A[A:D] and B[A:D]
- FMPU\_RESYNC4A for quad channel A[A:D]
- FMPU\_RESYNC2A1 for twin channel A[A:B]

grammed to a value > 0. (Default value is 0.) Change the value to 0 and check the OVFL bit again.

If OOS and OVFL are 1, then rewrite a 1 to the appropriate resync registers. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1.

## **ORT82G5 Alignment Sequence**

- 1. Follow steps 1 and 2 in the start-up sequence described in a later section.
- 2. Initiate a SERDES software reset by setting the SWRST bit to 1 and then to 0. Note that any changes to the SERDES configuration bits should be followed by a software reset.
- 3. Wait for 3 ms. REFCLK should be toggling by this time. During this time, configure the following registers.

Set the following bits in registers 30820, 30920

- XAUI\_MODE\_xx-set to 1 for XAUI mode or keep the default value of 0 if the Fibre Channel state machine was selected.
- Enable channel alignment by setting FMPU\_SYNMODE bits in registers 30811, 30911.
- FMPU\_SYNMODE\_xx. Set to appropriate values for 2, 4, or 8 alignment based on Table 7.
- Set RCLKSEL[A:B] and TCKSEL[A:B] bits in registers 30A00.
- RCKSEL[A:B] Choose clock source for 78 MHz RCK78x (Table 18).
- TCKSEL[A:B] Choose clock source for 78 MHz TCK78x (Table 17). Send data on serial links.

Monitor the following status/alarm bits:

- Monitor the following alarm bits in registers 30000, 30010, 30020, 30030, 30100, 30110, 30120, 30130.
- LKI-PLL\_xx lock indicator. A 1 indicates that PLL has achieved lock.

Monitor the following status bits in registers 30804, 30904:

• XAUISTAT\_xx - In XAUI mode, they should be 10.

Monitor the following status bits in registers 30805, 30905

- DEMUXWAS\_xx-They should be 1 indicating word alignment is achieved.
- CH248\_SYNCxx-They should be 1 indicating channel alignment. This is cleared by resync.
- 4. Write a 1 to the appropriate resync registers 30820, 30920 or 30A02. Note that this assumes that the previous value of the resync bits are 0. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1. It is highly recommended to precede a resync with a word alignment, especially in situations where a disturbance in the receive SERDES path can cause misalignment of data and OOS indications without bringing the FC/XAUI state machine to a loss of synch state. A word alignment is achieved by writing a 0 and then a 1 to the appropriate DOWDALIGNxx bits in registers 30810/30910.

Check out-of-sync and FIFO overflow status in registers 30814 (Bank A).

- SYNC4\_A\_OOS, SYNC4\_A\_OVFL-by 4 alignment.
- SYNC2\_A2\_OOS, SYNC\_A2\_OVFL or SYNC2\_A1\_OOS, SYNC2\_A1\_OVFL-by 2 alignment.
- Check out-of-sync status in registers 30914 (Bank B).
- SYNC4\_B\_OOS, SYNC4\_B\_OVFL-by 4 alignment.
- SYNC\_B2\_OOS, SYNC2\_B2\_OVFL or SYNC2\_B1\_OOS, SYNC\_B1\_OVFL-by 2 alignment.
- Check out-of-sync status in register 30A03
- SYNC8\_OOS, SYNC8\_OVFL-by 8 alignment.
- If out-of-sync bit is 1, then rewrite a 1 to the appropriate resync registers and monitor the OOS bit again. If Out of Synchronization (OOS) bit is 0 but OVFL bit is 1, then check if the RX\_FIFO\_MIN value has been programmed to a value > 0. (Default value is 0.) Change the value to 0 and check the OVFL bit again. If OOS and OVFL are 1, then rewrite a 1 to the appropriate resync registers. The resync operation requires a rising edge. Two writes are required to the resync bits: write a 0 and then write a 1.

Table 17. TCK78[A:B] Source Selection

| TCKSEL0 | TCKSEL1 | Clock Source |
|---------|---------|--------------|
| 0       | 0       | Channel A    |
| 1       | 0       | Channel B    |
| 0       | 1       | Channel C    |
| 1       | 1       | Channel D    |

## **Recommended Transmit Clock Distribution for the ORT82G5**

As an example of the recommended clock distribution approach, TSYS\_CLK\_A[A:D] can be sourced by TCK78A as shown in Figure 25 if the transmit line rate are common for all four channels in a quad. Similar clocking would be used for Quad B.





If the transmit line rate is mixed between half and full rate among the channels, then the scheme shown in Figure 26 can be used. The figure shows TSYS\_CLK\_AA and TSYS\_CLK\_AB being sourced by TCK78A and TSYS\_CLK\_AC and TSYS\_CLK\_AD being sourced by TCK78A/2 (the division is done in FPGA logic). Similar clocking would be used for Quad B.

## Start Up Sequence for the ORT42G5

The following sequence is required by the ORT42G5 device. For information required for simulation that may be different than this sequence, see the ORT42G5 Design Kit.

- 1. Initiate a hardware reset by making PASB\_RESETN low. Keep this low during FPGA configuration of the device. The device will be ready for operation 3 ms after the low to high transition of PASB\_RESETN.
- 2. At startup, the legacy SERDES channel logic must be powered down and removed from any multi-channel alignment groups:
  - Setting bit 1 to one in registers at locations 30002, 30012, 30102, 30112, 30003, 30013, 30103 and 30113 powers down the legacy logic. (Note that the reset value for these bits is 0.)
  - Setting bits 4 and 5 to zero (reset condition) in the register at locations 30810 and 30910 removes the legacy logic from any alignment group.
- 3. Configure the following SERDES internal and external registers. Note that after device initialization, all alarm and status bits should be read once to clear them. A subsequent read will provide the valid state.

Set the following bits in register 30800:

- Bits LCKREFN\_[AC and AD] to 1, which implies lock to data.
- Bits ENBYSYNC\_[AC and AD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30801:

- Bits LOOPENB\_[AC and AD] to 1 if high-speed serial loopback is desired.

Set the following bits in register 30900:

- Bits LCKREFN\_[BC and BD] to 1 which implies lock to data.
- Bits ENBYSYNC\_[BC and BD] to 1 which enables dynamic alignment to comma.

Set the following bits in register 30901:

- Bits LOOPENB\_[BC and BD] to 1 if high-speed serial loopback is desired.

Set the following bits in registers 30022, 30032, 30122, 30132:

- TXHR set to 1 if TX half-rate is desired.
- 8b10bT set to 1 if 8b10b encoding is desired.

Set the following bits in registers 30023, 30033, 30123, 30133:

- RXHR Set to 1 if RX half-rate is desired.
- 8b10bR set to 1 if 8b10b decoding is desired.
- LINKSM set to 1 if the Fibre Channel state machine is desired.

Assert GSWRST bit by writing 1's to both SERDES blocks. Deassert GSWRST bit by writing 0's to both SER-DES blocks. Wait 3 ms. If higher speed serial loopback has been selected, the receive PLLs will use this time to lock to the new serial data.

Monitor the following alarm bits in registers 30020, 30030, 30120, 30130: – LKI, PLL lock indicator. 1 indicates that PLL has achieved lock.

4. If 8b/10b mode is enabled, enable link synchronization by periodically sending the following sequence three times:

- K28.5 D21.4 D21.5 D21.5 or any other idle ordered set (starting with a /comma/) in FC mode.

- /comma/ characters for the XAUI state machine and /A/ characters for word and channel alignment in XAUI mode.

# **Test Modes**

In addition to the operational logic described in the preceding sections, the Embedded Core contains logic to support various test modes - both for device validation and evaluation and for operating system level tests. The following sections discuss two of the test support logic blocks, supporting various loopback modes and SERDES characterization.

# Loopback Testing

Loopback testing is performed by looping back (either internal to the Embedded Core, by configuring the FPGA logic or by external connections) transmitted data to the corresponding receiver inputs, or received data to the transmitter output. The loopback path may be either serial or parallel.

In general, loopback tests can be classified as "near end" or "far end." In "near end" loopback (Figure 32(a)), data is generated and checked locally, i.e. by logic on, or connection of, test equipment to the same card as the FPSC. In "far end" loopback (Figure 32(b)), the generating and checking functions are performed remotely, either by test equipment or a remote system card.





The loopback mode can also be characterized by the physical location of the loopback connection. There are three possible loopback modes supported by the Embedded Core logic:

- · High-speed serial loopback at the CML buffer interface (near end)
- Parallel loopback at the SERDES boundary (far end)

#### Table 24. Decoding of SCHAR\_CHAN

| SCHAR_CHAN0 | SCHAR_CHAN1 | Channel |
|-------------|-------------|---------|
| 0           | 0           | BA      |
| 1           | 0           | BB      |
| 0           | 1           | BC      |
| 1           | 1           | BD      |

The receive characterization test mode is entered when SCHAR\_ENA=1 and SCHAR\_TXSEL=0, In this mode, one of the channels of SERDES outputs is observed at chip ports as shown in Table 25. The channel that is observed is also based on the decoding of SCHAR\_CHAN as shown in Table 25.

Table 25. SERDES Receive Characterization Mode

| SERDES Output | Chip Port        |
|---------------|------------------|
| BYTSYNCBx     | PSCHAR_BYTSYNC   |
| WDSYNCBx      | PSCHAR_WDSYNC    |
| CVOBx         | PSCHAR_CV        |
| LDOUTBx[9:0]  | PSCHAR_LDIO[9:0] |
| RBC0Bx        | PSCHAR_CKIO0     |
| RBC1Bx        | PSCHAR_CKIO1     |

# Embedded Core Block RAM

There are two independent memory blocks (labeled A and B) built-into the Embedded ASIC Core (EAC). Each memory block has a capacity of 4K words by 36 bits. These two memory blocks (also called "slices") are in addition to the block RAMs found in the FPGA portion of the ORT82G5.

Although the memory blocks/slices are in the EAC part of the chip, they do not interact with the rest of the EAC circuits, but are standalone memories designed specifically to increase RAM capacity in the ORT82G5 chip. They can be used by logic implemented in the FPGA portion of the FPSC. Figure 34 represents one of the two available memory slices built into the EAC. The index "x" refers to the memory slice (x=A for slice A, x=B for slice B). Each memory slice is organized into two sections, which are also labeled as A and B. In Figure 34, SDRAM A is one section of slice x, and SDRAM B is another section of slice x. Data can be written to both sections of a slice independently. However, a read access can access only one of sections A or B at any given time (CSR\_x=0 selects section A, CSR\_x=1 selects section B).

The 36 bits written to or read from the memory slice are composed of 32 bits of data (bits 31:24, 23:16, 15:8, 7:0), and 4 bits of parity (bits 35,34,33,32). The core performs no parity checking functions. The data read from the memory is registered so that it works as a pipelined synchronous memory block.

For illustration purposes, assuming that the memory slice in Figure 34 is slice A (x=A), then certain signals apply to both sections of slice A. These include D\_A[35:0], CKW\_A, AW\_A[10:0], BYTEWN\_A[3:0], Q\_A[35:0], CKR\_A, CSR\_A, and AR\_A[10:0]. The BYTEWN\_A[3:0] are byte and parity write enable bits for each byte and parity bit of data being written.

BYTEWN\_A[3] is associated with D\_A[35,31:24]. BYTEWN\_A[2] is associated with D\_A[34,23:16]. BYTEWN\_A[1] is associated with D\_A[33,15:8]. BYTEWN\_A[0] is associated with D\_A[32,7:0].

The signals that are unique to each section of slice A are:

CSWA\_A --enables writing to section A of slice A CSWB\_A -- enables writing to section B of slice A

# Table 28. ORT42G5 Memory Map (Continued)

| (0x)<br>Absolute |          |                        | Reset<br>Value |   |
|------------------|----------|------------------------|----------------|---|
| Address          | Bit      | Name                   | (0x)           | Description   |
| Common Co        | ontrol I | Registers (Read/Write) |                |   |
| 30A00            | [0:1]    | TCKSELA                | 00             | Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES<br>quad A<br>01 = Channel AC<br>11 = Channel AD   |
|                  | [2:3]    | RCKSELA                |                | Receive Clock Select. Controls source of 78 MHz RCK78 for SERDES<br>quad A<br>01 = Channel AC<br>11 = Channel AD  |
|                  | [4:5]    | TCKSELB                |                | Transmit Clock Select. Controls source of 78 MHz TCK78 for SERDES<br>quad B<br>01 = Channel BC<br>11 = Channel BD   |
|                  | [6:7]    | RCKSELB                |                | Receive Clock Select. Controls source of 78 MHz RCK78 for SERDES<br>quad B<br>01 = Channel BC<br>11 = Channel BD  |
| 30A01            | [0:4]    | — 00                   |                | Reserved for future use   |
|                  | [5:7]    | RX_FIFO_MIN            |                | LSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 5 is LSb.*  |
| 30A02            | [0:1]    | RX_FIFO_MIN            | 00             | MSb's for the threshold for low address in RX_FIFOs. RX_FIFO_MIN, Bit 1 is MSb.*  |
|                  | [2]      | FMPU_RESYNC4           |                | Resynchronize a four-channel group. When FPMPU_RESYNC4 transi-<br>tions from 0 to 1, the entire four-channel group is resynchronized.<br>FMPU_RESYNC4 = 0 on device reset |
|                  | [3:7]    | —                      |                | Reserved for future use   |
| Common Sta       | atus R   | egisters               |                |   |
| 30A03            | [0]      | SYNC4_OVFL             | 00             | Read-Only Multi-Channel Overflow Status. When SYNC4_OVFL=1, 4-<br>channel synchronization FIFO overflow has occurred. SYNC4_OVFL=0<br>on device reset.                    |
|                  | [1]      | SYNC4_OOS              |                | Read-Only Multi-Channel Out-Of-Sync Status. When SYNC4_OOS=1, 4-channel synchronization has failed. SYNC4_OOS=0 on device reset.  |
|                  | [2:7]    |                        |                | Reserved for future use.  |

\* Useful values for RX\_FIFO\_MIN [0:4] are 0 to 17(decimal)

## External Reference Clock

The external reference clock selection and its interface are a critical part of system applications for this product. Table 38 specifies reference clock requirements, over the full range of operating conditions. The designer is encourage to read TN1040, *SERDES Reference Clock*, which discusses various aspects of this system element and its interconnection.

### Table 38. Reference Clock Specifications (REFCLKP and REFCLKN)

| Parameter                                    | Min.            | Тур. | Max.                      | Units |
|--|-----------------|------|---------------------------|-------|
| Frequency Range                              | 60              |      | 185                       | MHz   |
| Frequency Tolerance <sup>1</sup>             | -350            | —    | 350                       | ppm   |
| Duty Cycle (Measured at 50% Amplitude Point) | 40              | 50   | 60                        | %     |
| Rise Time                                    | —               | 500  | 1000                      | ps    |
| Fall Time                                    | —               | 500  | 1000                      | ps    |
| P–N Input Skew                               | —               | _    | 75                        | ps    |
| Differential Amplitude                       | 500             | 800  | 2 x VDDIB                 | mVp-p |
| Common Mode Level                            | Vsingle-ended/2 | 0.75 | VDD15 - (Vsingle-ended/2) | V     |
| Single-Ended Amplitude                       | 250             | 400  | VDDIB                     | mVp-p |
| Input Capacitance (at REFCLKP)               | —               |      | 5                         | pF    |
| Input Capacitance (at REFCLKN)               | —               | —    | 5                         | pF    |

1. This specification indicates the capability of the high speed receiver CDR PLL to acquire lock when the reference clock frequency and incoming data rate are not synchronized.

# **Embedded Core Timing Characteristics**

Table 39 summarizes the end-to-end latencies through the embedded core for the various modes. All latencies are given in clock cycles for system clocks at half the REFCLK\_[A:B] frequency. For a REFCLK\_[A:B] of 156.25 MHz, a system clock cycle is 6.4 ns.

#### Table 39. Signal Latencies, Embedded Core

| Operating Mode                                | Signal Latency (max.)  |
|---|------------------------|
| Transmit Path                                 | 5 clock cycles         |
| Receive Path                                  |                        |
| Multi-Channel Alignment Bypassed <sup>1</sup> | 4.5 clock cycles       |
| With Multi-Channel Alignment <sup>1</sup>     | 13.5-22.5 clock cycles |

1. With multi-channel alignment, the latency is largest when the skew between channels is at the maximum that can be correctly compensated for (18 clock cycles). The latency specified in the table is for data from the channel received first.

# **Pin Descriptions**

This section describes the pins found on the Series 4 FPGAs. Any pin not described in this table is a user-programmable I/O. During configuration, the user-programmable I/Os are 3-stated with an internal pull-up resistor. If any pin is not used (or not bonded to a package pin), it is also 3-stated with an internal pull-up resistor after configuration. The pin descriptions in Table and throughout this data sheet show active-low signals with an overscore. The package pinout tables that follow, show this as a signal ending with \_N. For example LDC and LDC\_N are equivalent.

#### Table 40. Pin Descriptions

| Symbol  | I/O | Description   |  |
|---|-----|---|--|
| Dedicated Pins  | •   |   |  |
| VDD33   | -   | 3.3V positive power supply. This power supply is used for 3.3V configuration RAMs and internal PLLs. When using PLLs, this power supply should be well isolated from all other power supplies on the board for proper operation.  |  |
| VDD15   | —   | 1.5V positive power supply for internal logic.  |  |
| VDDIO   | —   | Positive power supply used by I/O banks.  |  |
| Vss   | —   | Ground.   |  |
| PTEMP   | I   | Temperature sensing diode pin. Dedicated input.   |  |
| RESET   | I   | During configuration, RESET forces the restart of configuration and a pull-up is enabled. After configuration, RESET can be used as a general FPGA input or as a direct input, which causes all PLC latches/FFs to be asynchronously set/reset.   |  |
|   | 0   | In the master and asynchronous peripheral modes, CCLK is an output which strobes configura-<br>tion data in.  |  |
| CCLK  |     | In the slave or readback after configuration, CCLK is input synchronous with the data on DIN or D[7:0]. CCLK is an output for daisy-chain operation when the lead device is in master, peripheral, or system bus modes.   |  |
|   | I   | As an input, a low level on DONE delays FPGA start-up after configuration.1   |  |
| DONE  | 0   | As an active-high, open-drain output, a high level on this signal indicates that configuration is complete. DONE has an optional pull-up resistor.  |  |
| PRGRM   | I   | PRGRM is an active-low input that forces the restart of configuration and resets the boundary-<br>scan circuitry. This pin always has an active pull-up.  |  |
| RD_CFG  |     | This pin must be held high during device initialization until the INIT pin goes high. This pin always has an active pull-up. During configuration, RD_CFG is an active-low input that activates the TS_ALL function and 3-states all of the I/O. After configuration, RD_CFG can be selected (via a bit stream option) to activate the TS_ALL function as described above, or, if readback is enabled via a bit stream option, a high-to-low transition on RD_CFG will initiate readback of the configuration data, including PFU output states, starting with frame address 0. |  |
| RD_DATA/TDO         O         RD_DATA/TDO is a data out. If used in |     | RD_DATA/TDO is a dual-function pin. If used for readback, RD_DATA provides configuration data out. If used in boundary-scan, TDO is test data out.  |  |
| CFG_IRQ/MPI_IRQ 0   |     | During JTAG, slave, master, and asynchronous peripheral configuration assertion on this CFG_IRQ (active-low) indicates an error or errors for block RAM or FPSC initialization. MPI active-low interrupt request output, when the MPI is used.  |  |
| LVDS_R  | —   | Reference resistor connection for controlled impedance termination of Series 4 FPGA LVDS inputs.  |  |
| Special-Purpose Pins  | •   |   |  |
| M[3:0]  | I   | During powerup and initialization, M0—M3 are used to select the configuration mode with their values latched on the rising edge of INIT. During configuration, a pull-up is enabled.  |  |
|   | I/O | After configuration, these pins are user-programmable I/O.1   |  |
|   | Ι   | Semi-dedicated PLL clock pins. During configuration they are 3-stated with a pull up.   |  |
|   | I/O | These pins are user-programmable I/O pins if not used by PLLs after configuration.  |  |
| P[TBLR]CLK[1:0][TC]   | Ι   | Pins dedicated for the primary clock. Input pins on the middle of each side with differential pairing.  |  |
|   | I/O | After configuration these pins are user programmable I/O, if not used for clock inputs.   |  |

# Table 40. Pin Descriptions (Continued)

| Symbol   | I/O | Description   |  |  |  |
|--|-----|---|--|--|--|
| TDI, TCK, TMS  | I   | If boundary-scan is used, these pins are test data in, test clock, and test mode select input boundary-scan is not selected, all boundary-scan functions are inhibited once configuration complete. Even if boundary-scan is not used, either TCK or TMS must be held at logic 1 du configuration. Each pin has a pull-up enabled during configuration.   |  |  |  |
|  | I/O | After configuration, these pins are user-programmable I/O if boundary scan is not used. <sup>1</sup>  |  |  |  |
| RDY/BUSY/RCLK  | 0   | During configuration in asynchronous peripheral mode, RDY/RCLK indicates another byte can<br>be written to the FPGA. If a read operation is done when the device is selected, the same sta-<br>tus is also available on D7 in asynchronous peripheral mode.<br>During the master parallel configuration mode, RCLK is a read output signal to an external<br>memory. This output is not normally used.  |  |  |  |
|  | I/O | After configuration this pin is a user-programmable I/O pin. <sup>1</sup>   |  |  |  |
| HDC  | 0   | High During Configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete.  |  |  |  |
|  | I/O | After configuration, this pin is a user-programmable I/O pin. <sup>1</sup>  |  |  |  |
| LDC  | 0   | Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete.  |  |  |  |
|  | I/O | After configuration, this pin is a user-programmable I/O pin. <sup>1</sup>  |  |  |  |
| INIT   | I/O | INIT is a bidirectional signal before and during configuration. During configuration, a pull-up is enabled, but an external pull-up resistor is recommended. As an active-low open-drain output, INIT is held low during power stabilization and internal clearing of memory. As an active-low input, INIT holds the FPGA in the wait-state before the start of configuration. After configuration, this pin is a user-programmable I/O pin. <sup>1</sup> |  |  |  |
| CS0, CS1   | I   | $\overline{\text{CS0}}$ and CS1 are used in the asynchronous peripheral, slave parallel, and microprocessor configuration modes. The FPGA is selected when $\overline{\text{CS0}}$ is low and CS1 is high. During configuration, a pull-up is enabled.  |  |  |  |
|  | I/O | After configuration, if MPI is not used, these pins are user-programmable I/O pins. <sup>1</sup>  |  |  |  |
| RD/MPI_STRB  | I   | RD is used in the asynchronous peripheral configuration mode. A low on RD changes D[7:3] into a status output. WR and RD should not be used simultaneously. If they are, the write strobe overrides.<br>This pin is also used as the MPI data transfer strobe. As a status indication, a high indicates ready, and a low indicates busy.  |  |  |  |
| WR/MPI_RW  | I   | $\overline{\text{WR}}$ is used in asynchronous peripheral mode. A low on $\overline{\text{WR}}$ transfers data on D[7:0] to the FPGA.<br>In MPI mode, a high on MPI_RW allows a read from the data bus, while a low causes a write transfer to the FPGA.  |  |  |  |
|  | I/O | After configuration, if the MPI is not used, WR/MPI_RW is a user-programmable I/O pin. <sup>1</sup>   |  |  |  |
| PPC_A[14:31]   | I   | During MPI mode the PPC_A[14:31] are used as the address bus driven by the PowerPC bus master utilizing the least-significant bits of the PowerPC 32-bit address.   |  |  |  |
| MPI_BURST  | I   | MPI_BURST is driven low to indicate a burst transfer is in progress in MPI mode. Driven high indicates that the current transfer is not a burst.  |  |  |  |
| MPI_BDIP I MPI_BDIP is driven by the PowerPC processor in MPI mode. Assertion of this pin is the second beat in front of the current one is requested by the master. Negated be transfer ends to abort the burst data phase. |     |   |  |  |  |
| MPI_TSZ[0:1]   | I   | MPI_TSZ[0:1] signals are driven by the bus master in MPI mode to indicate the data transfer size for the transaction. Set 01 for byte, 10 for half-word, and 00 for word.   |  |  |  |
| A[21:0]  | 0   | During master parallel mode A[21:0] address the configuration EPROMs up to 4M bytes.  |  |  |  |
|  | I/O | If not used for MPI these pins are user-programmable I/O pins after configuration. <sup>1</sup>   |  |  |  |
| MPI_ACK  | 0   | In MPI mode this is driven low indicating the MPI received the data on the write cycle or returned data on a read cycle.  |  |  |  |
|  | I/O | If not used for MPI these pins are user-programmable I/O pins after configuration.1   |  |  |  |

| 484-PBGAM | VDDIO Bank | VREF Group | I/O    | Pin Description | Additional Function | 484-PBGAM |
|-----------|------------|------------|--------|-----------------|---------------------|-----------|
| G9        | -          | -          | VSS    | VSS             | -                   | -         |
| L3        | 7 (CL)     | 5          | IO     | PL21D           | A10/PPC_A24         | L10C      |
| L4        | 7 (CL)     | 5          | IO     | PL21C           | A9/PPC_A23          | L10T      |
| L5        | 7 (CL)     | 5          | IO     | PL22D           | A8/PPC_A22          | -         |
| F10       | -          | -          | VDD15  | VDD15           | -                   | -         |
| G10       | -          | -          | VSS    | VSS             | -                   | -         |
| M3        | 7 (CL)     | 6          | IO     | PL24D           | PLCK1C              | L11C      |
| M4        | 7 (CL)     | 6          | IO     | PL24C           | PLCK1T              | L11T      |
| N4        | 7 (CL)     | 6          | IO     | PL25C           | A7/PPC_A21          | -         |
| M2        | 7 (CL)     | 6          | IO     | PL26D           | A6/PPC_A20          | L12C      |
| M1        | 7 (CL)     | 6          | IO     | PL26C           | A5/PPC_A19          | L12T      |
| N3        | 7 (CL)     | 7          | IO     | PL27D           | WR_N/MPI_RW         | -         |
| F11       | -          | -          | VDD15  | VDD15           | -                   | -         |
| N5        | 7 (CL)     | 8          | IO     | PL28D           | A4/PPC_A18          | -         |
| M5        | 7 (CL)     | -          | VDDIO7 | VDDIO7          | -                   | -         |
| N2        | 7 (CL)     | 8          | IO     | PL29D           | A3/PPC_A17          | L13C      |
| N1        | 7 (CL)     | 8          | IO     | PL29C           | A2/PPC_A16          | L13T      |
| G11       | -          | -          | VSS    | VSS             | -                   | -         |
| P2        | 7 (CL)     | 8          | IO     | PL30D           | A1/PPC_A15          | L14C      |
| P1        | 7 (CL)     | 8          | IO     | PL30C           | A0/PPC_A14          | L14T      |
| F12       | -          | -          | VDD15  | VDD15           | -                   | -         |
| P3        | 7 (CL)     | 8          | IO     | PL31D           | DP0                 | L15C      |
| P4        | 7 (CL)     | 8          | IO     | PL31C           | DP1                 | L15T      |
| R4        | 6 (BL)     | 1          | IO     | PL32D           | D8                  | L16C      |
| R3        | 6 (BL)     | 1          | IO     | PL32C           | VREF_6_01           | L16T      |
| R2        | 6 (BL)     | 1          | IO     | PL33D           | D9                  | L17C      |
| R1        | 6 (BL)     | 1          | IO     | PL33C           | D10                 | L17T      |
| G12       | -          | -          | VSS    | VSS             | -                   | -         |
| Т3        | 6 (BL)     | 2          | IO     | PL34D           | -                   | -         |
| P5        | 6 (BL)     | -          | VDDIO6 | VDDIO6          | -                   | -         |
| T2        | 6 (BL)     | 2          | IO     | PL34B           | -                   | L18C      |
| T1        | 6 (BL)     | 2          | IO     | PL34A           | -                   | L18T      |
| U1        | 6 (BL)     | 3          | IO     | PL35B           | D11                 | L19C      |
| U2        | 6 (BL)     | 3          | IO     | PL35A           | D12                 | L19T      |
| R5        | 6 (BL)     | -          | VDDIO6 | VDDIO6          | -                   | -         |
| V1        | 6 (BL)     | 3          | IO     | PL36B           | VREF_6_03           | L20C      |
| V2        | 6 (BL)     | 3          | IO     | PL36A           | D13                 | L20T      |
| G13       | -          | -          | VSS    | VSS             | -                   | -         |
| W2        | 6 (BL)     | 4          | IO     | PL37B           | -                   | L21C      |
| W1        | 6 (BL)     | 4          | IO     | PL37A           | VREF_6_04           | L21T      |
| Y1        | 6 (BL)     | 4          | IO     | PL39D           | PLL_CK7C/HPPLL      | L22C      |
| Y2        | 6 (BL)     | 4          | IO     | PL39C           | PLL_CK7T/HPPLL      | L22T      |
| U3        | -          | -          | I      | PTEMP           | PTEMP               | -         |
| F13       | -          | -          | VDD15  | VDD15           | -                   | -         |

| 484-PBGAM | VDDIO Bank | VREF Group | I/O    | Pin Description | Additional Function | 484-PBGAM |
|-----------|------------|------------|--------|-----------------|---------------------|-----------|
| V9        | 5 (BC)     | 1          | Ю      | PB17A           | -                   | -         |
| W9        | 5 (BC)     | 1          | Ю      | PB17C           | -                   | L35T      |
| Y9        | 5 (BC)     | 1          | Ю      | PB17D           | -                   | L35C      |
| U9        | 5 (BC)     | 1          | Ю      | PB18A           | -                   | -         |
| AA9       | 5 (BC)     | 1          | Ю      | PB18C           | VREF_5_01           | L36T      |
| AB9       | 5 (BC)     | 1          | Ю      | PB18D           | -                   | L36C      |
| G16       | -          | -          | VDD15  | VDD15           | -                   | -         |
| H13       | -          | -          | VSS    | VSS             | -                   | -         |
| AB10      | 5 (BC)     | 2          | IO     | PB19A           | -                   | L37T      |
| AA10      | 5 (BC)     | 2          | Ю      | PB19B           | -                   | L37C      |
| W10       | 5 (BC)     | 2          | Ю      | PB19C           | PBCK0T              | L38T      |
| Y10       | 5 (BC)     | 2          | IO     | PB19D           | PBCK0C              | L38C      |
| V10       | 5 (BC)     | 2          | IO     | PB20A           | -                   | -         |
| U13       | 5 (BC)     | -          | VDDIO5 | VDDIO5          | -                   | -         |
| AB11      | 5 (BC)     | 2          | IO     | PB20C           | VREF_5_02           | L39T      |
| AA11      | 5 (BC)     | 2          | IO     | PB20D           | -                   | L39C      |
| U10       | 5 (BC)     | 2          | IO     | PB21A           | -                   | -         |
| H6        | -          | -          | VDD15  | VDD15           | -                   | -         |
| Y11       | 5 (BC)     | 3          | IO     | PB21C           | -                   | L40T      |
| W11       | 5 (BC)     | 3          | IO     | PB21D           | VREF_5_03           | L40C      |
| U11       | 5 (BC)     | 3          | IO     | PB22A           | -                   | -         |
| J7        | -          | -          | VSS    | VSS             | -                   | -         |
| AB12      | 5 (BC)     | 3          | IO     | PB22C           | -                   | L41T      |
| AA12      | 5 (BC)     | 3          | IO     | PB22D           | -                   | L41C      |
| U12       | 5 (BC)     | 3          | 10     | PB23A           | -                   | -         |
| Y12       | 5 (BC)     | 3          | Ю      | PB23C           | PBCK1T              | L42T      |
| W12       | 5 (BC)     | 3          | IO     | PB23D           | PBCK1C              | L42C      |
| V11       | 5 (BC)     | 3          | IO     | PB24A           | -                   | -         |
| J8        | -          | -          | VSS    | VSS             | -                   | -         |
| AB13      | 5 (BC)     | 4          | Ю      | PB24C           | -                   | L43T      |
| AA13      | 5 (BC)     | 4          | Ю      | PB24D           | -                   | L43C      |
| V12       | 5 (BC)     | 4          | IO     | PB25A           | -                   | -         |
| U14       | 5 (BC)     | -          | VDDIO5 | VDDIO5          | -                   | -         |
| AB14      | 5 (BC)     | 4          | Ю      | PB25C           | -                   | L44T      |
| AA14      | 5 (BC)     | 4          | Ю      | PB25D           | VREF_5_04           | L44C      |
| J9        | -          | -          | VSS    | VSS             | -                   | -         |
| Y13       | 5 (BC)     | 5          | IO     | PB26C           | -                   | L45T      |
| W13       | 5 (BC)     | 5          | IO     | PB26D           | VREF_5_05           | L45C      |
| U15       | 5 (BC)     | -          | VDDIO5 | VDDIO5          | -                   | -         |
| AB15      | 5 (BC)     | 5          | Ю      | PB27C           | -                   | L46T      |
| AA15      | 5 (BC)     | 5          | IO     | PB27D           | -                   | L46C      |
| AB16      | 5 (BC)     | 6          | IO     | PB28C           | -                   | L47T      |
| AA16      | 5 (BC)     | 6          | Ю      | PB28D           | VREF_5_06           | L47C      |
| H14       | -          | -          | VDD15  | VDD15           | -                   | -         |

| 484-PBGAM | VDDIO Bank | VREF Group | I/O     | Pin Description | Pin Description Additional Function |       |
|-----------|------------|------------|---------|-----------------|-------------------------------------|-------|
| Y14       | 5 (BC)     | 6          | IO      | PB29C           | -                                   | L48T  |
| W14       | 5 (BC)     | 6          | IO      | PB29D           | -                                   | L48C  |
| J10       | -          | -          | VSS     | VSS             | -                                   | -     |
| AB17      | 5 (BC)     | 7          | IO      | PB30C           | -                                   | L49T  |
| AA17      | 5 (BC)     | 7          | IO      | PB30D           | -                                   | L49C  |
| U16       | 5 (BC)     | -          | VDDIO5  | VDDIO5          | -                                   | -     |
| Y15       | 5 (BC)     | 7          | IO      | PB31C           | VREF_5_07                           | L50T  |
| W15       | 5 (BC)     | 7          | IO      | PB31D           | -                                   | L50C  |
| V13       | 5 (BC)     | -          | VDDIO5  | VDDIO5          | -                                   | -     |
| AB18      | 5 (BC)     | 8          | IO      | PB33C           | -                                   | L51T  |
| AA18      | 5 (BC)     | 8          | IO      | PB33D           | VREF_5_08                           | L51C  |
| J11       | -          | -          | VSS     | VSS             | -                                   | -     |
| V14       | 5 (BC)     | 8          | IO      | PB34D           | -                                   | -     |
| V16       | 5 (BC)     | 9          | IO      | PB35B           | -                                   | -     |
| Y16       | 5 (BC)     | 9          | IO      | PB36C           | -                                   | L52T  |
| W16       | 5 (BC)     | 9          | IO      | PB36D           | -                                   | L52C  |
| V15       | -          | -          | VDD33   | VDD33           | -                                   | -     |
| J12       | -          | -          | VSS     | VSS             | -                                   | -     |
| H15       | -          | -          | VDD15   | VDD15           | -                                   | -     |
| J13       | -          | -          | VSS     | VSS             | -                                   | -     |
| J6        | -          | -          | VDD15   | VDD15           | -                                   | -     |
| J14       | -          | -          | VSS     | VSS             | -                                   | -     |
| Y17       | -          | -          | VDD33   | VDD33           | -                                   | -     |
| K8        | -          | -          | VSS     | VSS             | -                                   | -     |
| J15       | -          | -          | VDD15   | VDD15           | -                                   | -     |
| K7        | -          | -          | VDD15   | VDD15           | -                                   | -     |
| Y18       | -          | -          | VDD33   | VDD33           | -                                   | -     |
| K9        | -          | -          | VSS     | VSS             | -                                   | -     |
| W21       | -          | -          | VSS     | VSS             | -                                   | -     |
| W22       | -          | -          | VDDGB_B | VDDGB_B         | -                                   | -     |
| F18       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| V21       | -          | -          | 0       | REXT_B          | -                                   | -     |
| V22       | -          | -          | 0       | REXTN_B         | -                                   | -     |
| U21       | -          | -          | I       | REFCLKN_B       | -                                   | HSN_1 |
| U22       | -          | -          | I       | REFCLKP_B       | -                                   | HSP_1 |
| E20       | -          | -          | VSS     | VSS             | -                                   | -     |
| G17       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| G18       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| J16       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| J17       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| T20       |            | -          | VDDIB   | VDDIB_BC        | -                                   | -     |
| J18       | -          | -          | VDD_ANA | VDD_ANA         | -                                   | -     |
| T21       | -          | -          | I       | HDINN_BC        | -                                   | HSN_2 |
| F19       | -          | -          | VSS     | VSS             | -                                   | -     |

| 484-PBGAM | VDDIO Bank | VREF Group | I/O     | Pin Description | Additional Function | 484-PBGAM |
|-----------|------------|------------|---------|-----------------|---------------------|-----------|
| N19       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| M19       | -          | -          | VSS     | VSS             | -                   | -         |
| P16       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| H21       | -          | -          | I       | HDINP_AC        | -                   | HSP_9     |
| R16       | -          | -          | VSS     | VSS             | -                   | -         |
| H22       | -          | -          | I       | HDINN_AC        | -                   | HSN_9     |
| P17       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| G20       | -          | -          | VDDIB   | VDDIB_AC        | -                   | -         |
| P18       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| P19       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| T17       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| T18       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| R17       | -          | -          | VSS     | VSS             | -                   | -         |
| G21       | -          | -          | I       | REFCLKP_A       | -                   | HSP_10    |
| G22       | -          | -          | I       | REFCLKN_A       | -                   | HSN_10    |
| F21       | -          | -          | 0       | REXTN_A         | -                   | -         |
| F22       | -          | -          | 0       | REXT_A          | -                   | -         |
| U18       | -          | -          | VDD_ANA | VDD_ANA         | -                   | -         |
| E21       | -          | -          | VDDGB_A | VDDGB_A         | -                   | -         |
| E22       | -          | -          | VSS     | VSS             | -                   | -         |
| D21       | -          | -          | 0       | PSYS_RSSIG_ALL  | -                   | -         |
| D22       | -          | -          | I       | PSYS_DOBISTN    | -                   | -         |
| D20       | -          | -          | VDD33   | VDD33           | -                   | -         |
| K15       | -          | -          | VDD15   | VDD15           | -                   | -         |
| K10       | -          | -          | VSS     | VSS             | -                   | -         |
| L7        | -          | -          | VDD15   | VDD15           | -                   | -         |
| D19       | -          | -          | I       | PBIST_TEST_ENN  | -                   | -         |
| D18       | -          | -          | I       | PLOOP_TEST_ENN  | -                   | -         |
| L15       | -          | -          | VDD15   | VDD15           | -                   | -         |
| E17       | -          | -          | I       | PASB_PDN        | -                   | -         |
| K11       | -          | -          | VSS     | VSS             | -                   | -         |
| D17       | -          | -          | VDD33   | VDD33           | -                   | -         |
| M7        | -          | -          | VDD15   | VDD15           | -                   | -         |
| C21       | -          | -          | I       | PASB_RESETN     | -                   | -         |
| C22       | -          | -          | I       | PASB_TRISTN     | -                   | -         |
| K12       | -          | -          | VSS     | VSS             | -                   | -         |
| E16       | -          | -          | I       | PASB_TESTCLK    | -                   | -         |
| M15       | -          | -          | VDD15   | VDD15           | -                   | -         |
| C17       | -          | -          | VDD33   | VDD33           | -                   | -         |
| D16       | 1 (TC)     | 7          | IO      | PT36D           | -                   | -         |
| C16       | 1 (TC)     | 7          | IO      | PT36B           | -                   | -         |
| F14       | 1 (TC)     | 7          | IO      | PT35D           | -                   | -         |
| F15       | 1 (TC)     | 7          | IO      | PT35B           | -                   | -         |
| E14       | 1 (TC)     | 7          | IO      | PT34D           | VREF_1_07           | -         |

| 680-PBGAM | VDDIO Bank | VREF Group | I/O    | Pin Description | Additional Function | 680-PBGAM |
|-----------|------------|------------|--------|-----------------|---------------------|-----------|
| AM4       | 6 (BL)     | 5          | Ю      | PB2A            | DP2                 | L13T_D0   |
| AL5       | 6 (BL)     | 5          | 10     | PB2B            | _                   | L13C_D0   |
| AN7       | 6 (BL)     | —          | VDDIO6 | VDDIO6          | —                   | —         |
| AP3       | 6 (BL)     | 5          | 10     | PB2C            | PLL_CK6T/PPLL       | L14T_A0   |
| AP4       | 6 (BL)     | 5          | 10     | PB2D            | PLL_CK6C/PPLL       | L14C_A0   |
| AN4       | 6 (BL)     | 5          | 10     | PB3B            | —                   | —         |
| U16       | —          | —          | Vss    | Vss             | —                   | —         |
| AK6       | 6 (BL)     | 5          | 10     | PB3C            | _                   | L15T_A0   |
| AK7       | 6 (BL)     | 5          | Ю      | PB3D            | _                   | L15C_A0   |
| AL6       | 6 (BL)     | 5          | Ю      | PB4A            | VREF_6_05           | L16T_A0   |
| AM6       | 6 (BL)     | 5          | Ю      | PB4B            | DP3                 | L16C_A0   |
| AP1       | 6 (BL)     | —          | VDDIO6 | VDDIO6          | _                   | —         |
| AN5       | 6 (BL)     | 6          | Ю      | PB4C            | _                   | L17T_A0   |
| AP5       | 6 (BL)     | 6          | Ю      | PB4D            |                     | L17C_A0   |
| AK8       | 6 (BL)     | 6          | Ю      | PB5B            |                     | —         |
| U17       | _          | —          | VSS    | Vss             |                     | —         |
| AP6       | 6 (BL)     | 6          | Ю      | PB5C            | VREF_6_06           | L18T_D0   |
| AP7       | 6 (BL)     | 6          | Ю      | PB5D            | D14                 | L18C_D0   |
| AM7       | 6 (BL)     | 6          | Ю      | PB6A            |                     | L19T_D0   |
| AN6       | 6 (BL)     | 6          | Ю      | PB6B            |                     | L19C_D0   |
| AP2       | 6 (BL)     | —          | VDDIO6 | VDDIO6          |                     | —         |
| AL8       | 6 (BL)     | 7          | Ю      | PB6C            | D15                 | L20T_A0   |
| AL9       | 6 (BL)     | 7          | Ю      | PB6D            | D16                 | L20C_A0   |
| AK9       | 6 (BL)     | 7          | Ю      | PB7B            | _                   | —         |
| U18       | _          | —          | VSS    | Vss             |                     | —         |
| AN8       | 6 (BL)     | 7          | Ю      | PB7C            | D17                 | L21T_A0   |
| AM8       | 6 (BL)     | 7          | Ю      | PB7D            | D18                 | L21C_A0   |
| AN9       | 6 (BL)     | 7          | Ю      | PB8A            | —                   | L22T_D0   |
| AP8       | 6 (BL)     | 7          | Ю      | PB8B            |                     | L22C_D0   |
| AK10      | 6 (BL)     | 7          | Ю      | PB8C            | VREF_6_07           | L23T_A0   |
| AL10      | 6 (BL)     | 7          | Ю      | PB8D            | D19                 | L23C_A0   |
| AP9       | 6 (BL)     | 8          | 10     | PB9B            | —                   | —         |
| U19       | —          | —          | VSS    | VSS             | —                   | —         |
| AM10      | 6 (BL)     | 8          | Ю      | PB9C            | D20                 | L24T_A0   |
| AM11      | 6 (BL)     | 8          | 10     | PB9D            | D21                 | L24C_A0   |
| AK11      | 6 (BL)     | 8          | 10     | PB10B           | —                   | —         |
| AN10      | 6 (BL)     | 8          | 10     | PB10C           | VREF_6_08           | L25T_A0   |
| AP10      | 6 (BL)     | 8          | 10     | PB10D           | D22                 | L25C_A0   |
| AN11      | 6 (BL)     | 9          | Ю      | PB11A           | —                   | L26T_A0   |
| AP11      | 6 (BL)     | 9          | Ю      | PB11B           | —                   | L26C_A0   |
| V16       |            | —          | VSS    | VSS             | —                   | —         |
| AL12      | 6 (BL)     | 9          | 10     | PB11C           | D23                 | L27T_A0   |
| AK12      | 6 (BL)     | 9          | 10     | PB11D           | D24                 | L27C_A0   |
| AN12      | 6 (BL)     | 9          | 10     | PB12A           |                     | L28T_A0   |

680-PBGAM VDDIO Bank VREF Group

Additional Function

680-PBGAM

#### AM28 5 (BC) 7 10 PB31D L26C\_A0 7 PB32B AN30 5 (BC) 10 \_ \_\_\_\_ R14 \_ \_ Vss Vss \_ \_\_\_\_ AK25 7 10 PB32C 5 (BC) \_ L27T\_D0 7 AL26 5 (BC) 10 PB32D L27C\_D0 \_\_\_\_ AN17 5 (BC) VDDIO5 VDDIO5 \_\_\_\_ \_\_\_\_ \_ AL27 5 (BC) 8 10 PB33C L28T\_A0 L28C\_A0 AL28 5 (BC) 8 PB33D 10 VREF\_5\_08 AN31 5 (BC) 8 Ю PB34B — R15 \_ \_\_\_\_ Vss Vss \_ \_\_\_\_ AK26 5 (BC) 8 10 PB34D \_ \_\_\_\_ AM30 5 (BC) 9 10 PB35B \_ \_ AL29 5 (BC) 9 10 PB35D VREF\_5\_09 \_ AK27 5 (BC) 9 10 PB36B \_\_\_\_ \_\_\_\_ R20 \_\_\_\_ \_\_\_\_ Vss Vss \_ \_ 10 AL30 5 (BC) 9 PB36C L29T\_D0 \_ AK29 5 (BC) 9 10 PB36D L29C D0 \_\_\_ AK28 VDD33 VDD33 \_\_\_\_ \_\_\_ \_ \_ AA16 \_\_\_ \_ VDD15 VDD15 \_\_\_\_ \_\_\_\_ AP32 10 PSCHAR\_LDIO9 \_\_\_ \_\_\_\_ \_\_\_\_ \_ AP33 \_ \_\_\_ 10 PSCHAR\_LDIO8 \_ \_ AN32 10 PSCHAR LDIO7 \_\_\_ \_\_\_ \_\_\_ \_ AM31 10 PSCHAR\_LDIO6 VDD15 AA17 VDD15 \_ \_ \_\_\_\_ \_ AM32 VDD33 VDD33 \_ \_ \_ \_ AL31 10 PSCHAR\_LDIO5 AM33 10 PSCHAR\_LDIO4 AA18 VDD15 VDD15 \_ \_ \_ \_\_\_\_ AK30 10 PSCHAR\_LDIO3 AL32 IO PSCHAR\_LDIO2 \_ \_ AA19 VDD15 VDD15 \_ \_\_\_ \_ \_ AB16 VDD15 VDD15 AK31 VDD33 VDD33 \_\_\_ \_\_\_ \_ \_\_\_ AJ30 10 PSCHAR\_LDIO1 \_\_\_ \_ \_ \_ AK33 PSCHAR\_LDIO0 10 AK34 10 PSCHAR\_CKIO1 \_ \_ \_ \_\_\_\_ A A A AI Al

#### Table 45. ORT82G5 680-Pin PBGAM (fpBGA) Pinout (Continued)

I/O

Pin Description

| AJ31 | _ | <br>IO      | PSCHAR_CKIO0          | _ | — |
|------|---|-------------|-----------------------|---|---|
| AJ33 | — | <br>IO      | PSCHAR_XCK            | — | — |
| AJ34 | — | <br>IO      | PSCHAR_WDSYNC         | — | — |
| AH30 | _ | <br>IO      | PSCHAR_CV             | _ | — |
| AH31 |   | <br>IO      | PSCHAR_BYTSYNC        |   | — |
| AH32 | _ | <br>0       | ATMOUT_B (no connect) | _ | _ |
| AH33 | _ | <br>Vss     | VSS                   | — | — |
| AH34 | _ | <br>VDDGB_B | VDDGB_B               | _ | _ |
|      |   |             |                       |   |   |

| 680-PBGAM | VDDIO Bank | VREF Group | I/O     | Pin Description         | Additional Function | 680-PBGAM |
|-----------|------------|------------|---------|-------------------------|---------------------|-----------|
| P32       |            | —          | VDD_ANA | VDD_ANA                 | —                   |           |
| J34       | _          | —          | I       | HDINP_AA                | —                   |           |
| J33       |            | _          | I       | HDINN_AA                | _                   |           |
| R32       |            | _          | VDD_ANA | VDD_ANA                 | —                   |           |
| L30       | _          |            | VDDIB   | VDDIB_AA                | _                   |           |
| K31       |            | _          |         | REFCLKP_A               | —                   |           |
| K30       |            | —          |         | REFCLKN_A               | —                   | _         |
| J31       |            | _          | 0       | REXTN_A                 | _                   | _         |
| J30       |            | _          | 0       | REXT_A                  | —                   |           |
| Y32       |            | —          | VDD_ANA | VDD_ANA                 | —                   |           |
| G34       |            | —          | VDDGB_A | VDDGB_A                 | —                   |           |
| G33       |            | —          | Vss     | VSS                     | —                   |           |
| G32       |            | —          | 0       | ATMOUT_A (no connect)   | —                   | _         |
| G31       |            | —          | I       | PRESERVE01 (no connect) | —                   |           |
| F33       |            | —          | I       | PRESERVE02 (no connect) | —                   |           |
| G30       |            | —          | I       | PRESERVE03 (no connect) | —                   | _         |
| F31       |            | _          | 0       | PSYS_RSSIG_ALL          | _                   | _         |
| F30       |            | —          | I       | PSYS_DOBISTN            | —                   |           |
| E31       |            | —          | VDD33   | VDD33                   | —                   | _         |
| AB17      |            | _          | VDD15   | VDD15                   | _                   | _         |
| AB18      |            | _          | VDD15   | VDD15                   | _                   |           |
| D32       | _          | _          | I       | PBIST_TEST_ENN          |                     |           |
| E30       | _          | _          | I       | PLOOP_TEST_ENN          | _                   |           |
| AB19      | _          |            | VDD15   | VDD15                   | _                   |           |
| D31       |            | —          | I       | PASB_PDN                | —                   | _         |
| C32       |            | _          | I       | PMP_TESTCLK             | —                   |           |
| C31       |            | _          | VDD33   | VDD33                   | _                   |           |
| AJ32      | _          | _          | VDD15   | VDD15                   | _                   |           |
| B32       | _          | —          | I       | PASB_RESETN             | —                   |           |
| A33       | —          | —          | I       | PASB_TRISTN             | —                   | —         |
| B31       | _          | —          | I       | PMP_TESTCLK_ENN         | —                   | —         |
| A32       | _          | —          | I       | PASB_TESTCLK            | —                   | —         |
| AK32      |            | —          | VDD15   | VDD15                   | —                   | _         |
| AB21      | —          | —          | Vss     | VSS                     | —                   | —         |
| A31       | —          | —          | VDD33   | VDD33                   | —                   | —         |
| B30       | 1 (TC)     | 7          | IO      | PT36D                   | —                   | _         |
| AB22      | —          | —          | Vss     | VSS                     | —                   | —         |
| C30       | 1 (TC)     | 7          | IO      | PT36B                   | —                   | —         |
| D30       | 1 (TC)     | 7          | IO      | PT35D                   | —                   | —         |
| B13       | 1 (TC)     | —          | VDDIO1  | VDDIO1                  | —                   | —         |
| E29       | 1 (TC)     | 7          | IO      | PT35B                   | —                   | —         |
| E28       | 1 (TC)     | 7          | IO      | PT34D                   | VREF_1_07           | —         |
| AN33      |            | —          | Vss     | Vss                     | —                   | —         |
| D29       | 1 (TC)     | 8          | IO      | PT34B                   | —                   | _         |

| 680-PBGAM | VDDIO Bank | VREF Group | I/O | Pin Description | Additional Function | 680-PBGAM |
|-----------|------------|------------|-----|-----------------|---------------------|-----------|
| B24       | 1 (TC)     | 3          | Ю   | PT23B           | —                   | —         |
| D20       | 1 (TC)     | 3          | Ю   | PT22D           | _                   | L15C_A0   |
| D19       | 1 (TC)     | 3          | Ю   | PT22C           | —                   | L15T_A0   |
| N14       | _          | —          | Vss | Vss             | _                   |           |
| E19       | 1 (TC)     | 3          | Ю   | PT22B           | _                   | L16C_A0   |
| E18       | 1 (TC)     | 3          | Ю   | PT22A           | —                   | L16T_A0   |
| C21       | 1 (TC)     | 4          | IO  | PT21D           | _                   | L17C_A0   |
| C20       | 1 (TC)     | 4          | Ю   | PT21C           | _                   | L17T_A0   |
| A25       | 1 (TC)     | 4          | Ю   | PT21B           | —                   | L18C_A0   |
| A24       | 1 (TC)     | 4          | Ю   | PT21A           | —                   | L18T_A0   |
| B23       | 1 (TC)     | 4          | IO  | PT20D           | —                   | L19C_A0   |
| A23       | 1 (TC)     | 4          | IO  | PT20C           | —                   | L19T_A0   |
| N15       | —          | —          | Vss | Vss             | _                   | —         |
| E17       | 1 (TC)     | 4          | 10  | PT20B           | —                   | L20C_A0   |
| E16       | 1 (TC)     | 4          | IO  | PT20A           | —                   | L20T_A0   |
| B22       | 1 (TC)     | 4          | 10  | PT19D           | _                   | L21C_A0   |
| B21       | 1 (TC)     | 4          | 10  | PT19C           | VREF_1_04           | L21T_A0   |
| C18       | 1 (TC)     | 4          | IO  | PT19B           | —                   | L22C_A0   |
| C19       | 1 (TC)     | 4          | 10  | PT19A           | _                   | L22T_A0   |
| N20       | —          | —          | Vss | Vss             | —                   | —         |
| A22       | 1 (TC)     | 5          | IO  | PT18D           | PTCK1C              | L23C_A0   |
| A21       | 1 (TC)     | 5          | 10  | PT18C           | PTCK1T              | L23T_A0   |
| N21       | _          | —          | Vss | Vss             | —                   | —         |
| D17       | 1 (TC)     | 5          | IO  | PT18B           | —                   | L24C_A0   |
| D18       | 1 (TC)     | 5          | 10  | PT18A           | —                   | L24T_A0   |
| B20       | 1 (TC)     | 5          | 10  | PT17D           | PTCK0C              | L25C_A0   |
| B19       | 1 (TC)     | 5          | 10  | PT17C           | PTCK0T              | L25T_A0   |
| A20       | 1 (TC)     | 5          | 10  | PT17B           | _                   | L26C_A0   |
| A19       | 1 (TC)     | 5          | 10  | PT17A           | _                   | L26T_A0   |
| A18       | 1 (TC)     | 5          | 10  | PT16D           | VREF_1_05           | L27C_A0   |
| B18       | 1 (TC)     | 5          | 10  | PT16C           | _                   | L27T_A0   |
| Y21       | _          | —          | Vss | Vss             | _                   | _         |
| C17       | 1 (TC)     | 5          | IO  | PT16B           | _                   | L28C_D0   |
| D16       | 1 (TC)     | 5          | IO  | PT16A           | _                   | L28T_D0   |
| A17       | 1 (TC)     | 6          | IO  | PT15D           | _                   | L29C_D0   |
| B16       | 1 (TC)     | 6          | IO  | PT15C           | _                   | L29T_D0   |
| E15       | 1 (TC)     | 6          | IO  | PT15B           | _                   | L30C_A0   |
| E14       | 1 (TC)     | 6          | 10  | PT15A           |                     | L30T_A0   |
| A16       | 1 (TC)     | 6          | 10  | PT14D           | _                   | L31C_A0   |
| A15       | 1 (TC)     | 6          | 10  | PT14C           | VREF_1_06           | L31T_A0   |
| Y22       | _          |            | Vss | Vss             |                     |           |
| D14       | 1 (TC)     | 6          | 10  | PT14B           | _                   |           |
| C16       | 0 (TL)     | 1          | IO  | PT13D           | MPI_RTRY_N          | L1C_A0    |
| C15       | 0 (TL)     | 1          | 10  | PT13C           | MPI_ACK_N           | L1T_A0    |

| 680-PBGAM | VDDIO Bank | VREF Group | I/O    | Pin Description | Additional Function | 680-PBGAM |
|-----------|------------|------------|--------|-----------------|---------------------|-----------|
| D7        | 0 (TL)     | —          | VDDIO0 | VDDIO0          | —                   |           |
| C14       | 0 (TL)     | 1          | 10     | PT13B           | —                   | L2C_A0    |
| B14       | 0 (TL)     | 1          | 10     | PT13A           | VREF_0_01           | L2T_A0    |
| A14       | 0 (TL)     | 1          | Ю      | PT12D           | MO                  | L3C_A0    |
| A13       | 0 (TL)     | 1          | Ю      | PT12C           | M1                  | L3T_A0    |
| AA20      | _          | —          | Vss    | Vss             | _                   |           |
| E12       | 0 (TL)     | 2          | 10     | PT12B           | MPI_CLK             | L4C_A0    |
| E13       | 0 (TL)     | 2          | Ю      | PT12A           | A21/MPI_BURST_N     | L4T_A0    |
| C13       | 0 (TL)     | 2          | 10     | PT11D           | M2                  | L5C_A0    |
| C12       | 0 (TL)     | 2          | 10     | PT11C           | M3                  | L5T_A0    |
| B12       | 0 (TL)     | 2          | 10     | PT11B           | VREF_0_02           | L6C_A0    |
| A12       | 0 (TL)     | 2          | 10     | PT11A           | MPI_TEA_N           | L6T_A0    |
| D12       | 0 (TL)     | 3          | 10     | PT10D           | —                   | L7C_D0    |
| C11       | 0 (TL)     | 3          | 10     | PT10C           | —                   | L7T_D0    |
| B11       | 0 (TL)     | 3          | 10     | PT10B           | —                   | —         |
| A11       | 0 (TL)     | 3          | 10     | PT9D            | VREF_0_03           | L8C_A0    |
| A10       | 0 (TL)     | 3          | 10     | PT9C            | —                   | L8T_A0    |
| AA21      |            | —          | Vss    | Vss             | —                   | —         |
| B10       | 0 (TL)     | 3          | 10     | PT9B            | —                   |           |
| E11       | 0 (TL)     | 3          | 10     | PT8D            | D0                  | L9C_D0    |
| D10       | 0 (TL)     | 3          | 10     | PT8C            | TMS                 | L9T_D0    |
| C10       | 0 (TL)     | 3          | 10     | PT8B            | —                   |           |
| A9        | 0 (TL)     | 4          | 10     | PT7D            | A20/MPI_BDIP_N      | L10C_A0   |
| B9        | 0 (TL)     | 4          | 10     | PT7C            | A19/MPI_TSZ1        | L10T_A0   |
| AA22      | _          | —          | Vss    | Vss             | —                   |           |
| E10       | 0 (TL)     | 4          | 10     | PT7B            | _                   | _         |
| A8        | 0 (TL)     | 4          | 10     | PT6D            | A18/MPI_TSZ0        | L11C_A0   |
| B8        | 0 (TL)     | 4          | 10     | PT6C            | D3                  | L11T_A0   |
| D9        | 0 (TL)     | 4          | 10     | PT6B            | VREF_0_04           | L12C_D0   |
| C8        | 0 (TL)     | 4          | 10     | PT6A            | _                   | L12T_D0   |
| E9        | 0 (TL)     | 5          | 10     | PT5D            | D1                  | L13C_D0   |
| D8        | 0 (TL)     | 5          | 10     | PT5C            | D2                  | L13T_D0   |
| AB13      | —          | —          | Vss    | Vss             | _                   |           |
| A7        | 0 (TL)     | 5          | 10     | PT5B            | _                   | L14C_A0   |
| A6        | 0 (TL)     | 5          | 10     | PT5A            | VREF_0_05           | L14T_A0   |
| C7        | 0 (TL)     | 5          | 10     | PT4D            | TDI                 | L15C_D0   |
| B6        | 0 (TL)     | 5          | 10     | PT4C            | ТСК                 | L15T_D0   |
| E8        | 0 (TL)     | 5          | Ю      | PT4B            |                     | L16C_A0   |
| E7        | 0 (TL)     | 5          | 10     | PT4A            | _                   | L16T_A0   |
| A5        | 0 (TL)     | 6          | 10     | PT3D            |                     | L17C_A0   |
| B5        | 0 (TL)     | 6          | 10     | PT3C            | VREF_0_06           | L17T_A0   |
| AB14      |            | _          | Vss    | Vss             |                     |           |
| C6        | 0 (TL)     | 6          | IO     | PT3B            | _                   | L18C_A0   |
| D6        | 0 (TL)     | 6          | 10     | PT3A            |                     | L18T_A0   |