



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | 8051   |
| Core Size                  | 8-Bit  |
| Speed                      | 50MHz  |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART                         |
| Peripherals                | CapSense, DMA, LCD, POR, PWM, WDT  |
| Number of I/O              | 25   |
| Program Memory Size        | 32KB (32K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 1K x 8   |
| RAM Size                   | 4K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V   |
| Data Converters            | A/D 16x12b; D/A 2x8b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 48-VFQFN Exposed Pad   |
| Supplier Device Package    | 48-QFN (7x7)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3445lti-078 |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **More Information**

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 3:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes and code examples covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 3 are:
  - AN54181: Getting Started With PSoC 3
- AN61290: Hardware Design Considerations
- AN57821: Mixed Signal Circuit Board Layout
- AN58304: Pin Selection for Analog Designs
- AN81623: Digital Design Best Practices
- AN73854: Introduction To Bootloaders

using the PSoC Creator IDE C compiler

- Development Kits:
  - CY8CKIT-030 is designed for analog performance, for developing high-precision analog, low-power, and low-voltage applications.
  - CY8CKIT-001 provides a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.
  - The MiniProg3 device provides an interface for flash programming and debug.
- Technical Reference Manuals (TRM)
  - Architecture TRM
  - Registers TRM
  - Programming Specification

## PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace

2. Codesign your application firmware with the PSoC hardware,

- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets







- 6: CPU acknowledges the interrupt request
- 7: ISR address is read by CPU for branching
- 8, 9: PEND and POST bits are cleared respectively after receiving the IRA from core
- 10: IRA bit is cleared after completing the current instruction and starting the instruction execution from ISR location (takes 7 cycles)
- 11: IRC is set to indicate the completion of ISR, Active int. status is restored with previous status

The total interrupt latency (ISR execution)

- = POST + PEND + IRQ + IRA + Completing current instruction and branching
- = 1+1+1+2+7 cycles
- = 12 cycles

Figure 4-3. Interrupt Structure





## 5. Memory

### 5.1 Static RAM

CY8C34 Static RAM (SRAM) is used for temporary data storage. Up to 8 KB of SRAM is provided and can be accessed by the 8051 or the DMA controller. See Memory Map on page 25. Simultaneous access of SRAM by the 8051 and the DMA controller is possible if different 4-KB blocks are accessed.

## 5.2 Flash Program Memory

Flash memory in PSoC devices provides nonvolatile storage for user firmware, user configuration data, bulk data storage, and optional ECC data. The main flash memory area contains up to 64 KB of user program space.

Up to an additional 8 KB of flash space is available for Error Correcting Codes (ECC). If ECC is not used this space can store device configuration data and bulk user data. User code may not be run out of the ECC flash memory section. ECC can correct one bit error and detect two bit errors per 8 bytes of firmware memory; an interrupt can be generated when an error is detected.

The CPU reads instructions located in flash through a cache controller. This improves instruction execution rate and reduces system power consumption by requiring less frequent flash access. The cache has 8 lines at 64 bytes per line for a total of 512 bytes. It is fully associative, automatically controls flash power, and can be enabled or disabled. If ECC is enabled, the cache controller also performs error checking and correction, and interrupt generation.

Flash programming is performed through a special interface and preempts code execution out of flash. The flash programming interface performs flash erasing, programming and setting code protection levels. Flash in-system serial programming (ISSP), typically used for production programming, is possible through both the SWD and JTAG interfaces. In-system programming, typically used for bootloaders, is also possible using serial interfaces such as I<sup>2</sup>C, USB, UART, and SPI, or any communications protocol.

#### 5.3 Flash Security

All PSoC devices include a flexible flash-protection model that prevents access and visibility to on-chip flash memory. This prevents duplication or reverse engineering of proprietary code. Flash memory is organized in blocks, where each block contains 256 bytes of program or data and 32 bytes of ECC or configuration data. A total of up to 256 blocks is provided on 64-KB flash devices.

The device offers the ability to assign one of four protection levels to each row of flash. Table 5-1 lists the protection modes available. Flash protection levels can only be changed by performing a complete flash erase. The Full Protection and Field Upgrade settings disable external access (through a debugging tool such as PSoC Creator, for example). If your application requires code update through a boot loader, then use the Field Upgrade setting. Use the Unprotected setting only when no security is needed in your application. The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports, protecting your application from external access (see the "Device Security" section on page 68). For more information about how to take full advantage of the security features in PSoC, see the PSoC 3 TRM.

#### Table 5-1. Flash Protection

| Protection<br>Setting | Allowed  | Not Allowed                              |
|-----------------------|--|--|
| Unprotected           | External read and write<br>+ internal read and write | -  |
| Factory<br>Upgrade    | External write + internal read and write             | External read                            |
| Field Upgrade         | Internal read and write                              | External read and write                  |
| Full Protection       | Internal read  | External read and write + internal write |

#### Disclaimer

Note the following details of the flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress data sheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

## 5.4 EEPROM

PSoC EEPROM memory is a byte-addressable nonvolatile memory. The CY8C34 has up to 2 KB of EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are done by sending write commands to an EEPROM programming interface. CPU code execution can continue from flash during EEPROM writes. EEPROM is erasable and writeable at the row level. The EEPROM is divided into 128 rows of 16 bytes each. The factory default values of all EEPROM bytes are 0.

Because the EEPROM is mapped to the 8051 xdata space, the CPU cannot execute out of EEPROM. There is no ECC hardware associated with EEPROM. If ECC is required it must be handled in firmware.

It can take as much as 20 milliseconds to write to EEPROM or flash. During this time the device should not be reset, or unexpected changes may be made to portions of EEPROM or flash. Reset sources (see *Section 6.3.1*) include XRES pin, software reset, and watchdog; care should be taken to make sure that these are not inadvertently activated. In addition, the low voltage detect circuits should be configured to generate an interrupt instead of a reset.



### 6.2.1 Power Modes

PSoC 3 devices have four different power modes, as shown in Table 6-2 and Table 6-3. The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing battery life in low-power and portable devices.

PSoC 3 power modes, in order of decreasing power consumption are:

- Active
- Alternate Active
- Sleep
- Hibernate

#### Table 6-2. Power Modes

Active is the main processing mode. Its functionality is configurable. Each power controllable subsystem is enabled or disabled by using separate power configuration template registers. In alternate active mode, fewer subsystems are enabled, reducing power. In sleep mode most resources are disabled regardless of the template settings. Sleep mode is optimized to provide timed sleep intervals and RTC functionality. The lowest power mode is hibernate, which retains register and SRAM state, but no clocks, and allows wakeup only from I/O pins. Figure 6-5 on page 32 illustrates the allowable transitions between power modes. Sleep and hibernate modes should not be entered until all V<sub>DDIO</sub> supplies are at valid voltage levels.

| Power Modes         | Description  | <b>Entry Condition</b>                     | Wakeup Source   | Active Clocks         | Regulator   |
|---------------------|--|--|---|-----------------------|---|
| Active              | Primary mode of operation, all<br>peripherals available (program-<br>mable)  | Wakeup, reset,<br>manual register<br>entry | Any interrupt   | Any<br>(programmable) | All regulators available.<br>Digital and analog<br>regulators can be disabled if<br>external regulation used.                     |
| Alternate<br>Active | Similar to Active mode, and is<br>typically configured to have fewer<br>peripherals active to reduce<br>power. One possible<br>configuration is to use the UDBs<br>for processing, with the CPU<br>turned off                  | Manual register<br>entry                   | Any interrupt   | Any<br>(programmable) | All regulators available.<br>Digital and analog<br>regulators can be disabled if<br>external regulation used.                     |
| Sleep               | All subsystems automatically disabled  | Manual register<br>entry                   | Comparator,<br>PICU, I <sup>2</sup> C, RTC,<br>CTW, LVD | ILO/kHzECO            | Both digital and analog<br>regulators buzzed.<br>Digital and analog<br>regulators can be disabled if<br>external regulation used. |
| Hibernate           | All subsystems automatically<br>disabled<br>Lowest power consuming mode<br>with all peripherals and internal<br>regulators disabled, except<br>hibernate regulator is enabled<br>Configuration and memory<br>contents retained | Manual register<br>entry                   | PICU  |                       | Only hibernate regulator active.  |

#### Table 6-3. Power Modes Wakeup Time and Power Consumption

| Sleep<br>Modes      | Wakeup<br>Time | Current<br>(typ)       | Code<br>Execution | Digital<br>Resources | Analog<br>Resources | Clock Sources<br>Available | Wakeup Sources  | Reset<br>Sources  |
|---------------------|----------------|------------------------|-------------------|----------------------|---------------------|----------------------------|---|-------------------|
| Active              | -              | 1.2 mA <sup>[12]</sup> | Yes               | All                  | All                 | All                        | -   | All               |
| Alternate<br>Active | -              | -                      | User<br>defined   | All                  | All                 | All                        | -   | All               |
| Sleep               | <15 µs         | 1 µA                   | No                | l <sup>2</sup> C     | Comparator          | ILO/kHzECO                 | Comparator,<br>PICU, I <sup>2</sup> C, RTC,<br>CTW, LVD | XRES, LVD,<br>WDR |
| Hibernate           | <100 µs        | 200 nA                 | No                | None                 | None                | None                       | PICU  | XRES              |

Note

12. Bus clock off. Execute from cache at 6 MHz. See Table 11-2 on page 71.





Figure 6-6. Application of Boost Converter powering PSoC device

The boost converter may also generate a supply that is not used directly by the PSoC device. An example of this use case is boosting a 1.8 V supply to 4.0 V to drive a white LED. If the boost converter is not supplying the PSoC devices  $V_{DDA}$ ,  $V_{DDD}$ , and V<sub>DDIO</sub> it must comply with the same design rules as supplying the PSoC device, but with a change to the bulk capacitor requirements. A parallel arrangement 22 µF, 1.0 µF, and 0.1 µF capacitors are all required on the Vout supply and must be placed within 1 cm of the VBOOST pin to ensure regulator stability.

Figure 6-7. Application of Boost Converter not powering PSoC device



All components and values are required

The switching frequency is set to 400 kHz using an oscillator integrated into the boost converter. The boost converter can be operated in two different modes: active and standby. Active mode is the normal mode of operation where the boost regulator actively generates a regulated output voltage. In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit. Only minimal power is provided, typically < 5 µA to power the PSoC device in Sleep mode. The

All components and values are required



### 6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-6. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-12 depicts a simplified pin view based on each of the eight drive modes. Table 6-6 shows the I/O pin's drive state based on the port data register value or digital array signal if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.

### Figure 6-12. Drive Mode



The 'Out' connection is driven from either the Digital System (when the Digital Output terminal is connected) or the Data Register (when HW connection is disabled). The 'In' connection drives the Pin State register, and the Digital System if the Digital Input terminal is enabled and connected. The 'An' connection connects to the Analog System.

#### Table 6-6. Drive Modes

| Diagram | Drive Mode                                      | PRT×DM2 | PRT×DM1 | PRT×DM0 | PRT×DR = 1    | PRT×DR = 0   |
|---------|---|---------|---------|---------|---------------|--------------|
| 0       | High impedence analog                           | 0       | 0       | 0       | High Z        | High Z       |
| 1       | High Impedance digital                          | 0       | 0       | 1       | High Z        | High Z       |
| 2       | Resistive pull-up <sup>[14]</sup>               | 0       | 1       | 0       | Res High (5K) | Strong Low   |
| 3       | Resistive pull-down <sup>[14]</sup>             | 0       | 1       | 1       | Strong High   | Res Low (5K) |
| 4       | Open drain, drives low                          | 1       | 0       | 0       | High Z        | Strong Low   |
| 5       | Open drain, drive high                          | 1       | 0       | 1       | Strong High   | High Z       |
| 6       | Strong drive                                    | 1       | 1       | 0       | Strong High   | Strong Low   |
| 7       | Resistive pull-up and pull-down <sup>[14]</sup> | 1       | 1       | 1       | Res High (5K) | Res Low (5K) |





### Figure 6-13. SIO Reference for Input and Output

#### 6.4.13 SIO as Comparator

This section applies only to SIO pins. The adjustable input level feature of the SIOs as explained in the Adjustable Input Level section can be used to construct a comparator. The threshold for the comparator is provided by the SIO's reference generator. The reference generator has the option to set the analog signal routed through the analog global line as threshold for the comparator. Note that a pair of SIO pins share the same threshold.

The digital input path in Figure 6-10 on page 38 illustrates this functionality. In the figure, 'Reference level' is the analog signal routed through the analog global. The hysteresis feature can also be enabled for the input buffer of the SIO, which increases noise immunity for the comparator.

#### 6.4.14 Hot Swap

This section applies only to SIO pins. SIO pins support 'hot swap' capability to plug into an application without loading the signals that are connected to the SIO pins even when no power is applied to the PSoC device. This allows the unpowered PSoC to maintain a high impedance load to the external device while also preventing the PSoC from being powered through a SIO pin's protection diode.

Powering the device up or down while connected to an operational I2C bus may cause transient states on the SIO pins. The overall I2C bus design should take this into account.

#### 6.4.15 Over Voltage Tolerance

All I/O pins provide an over voltage tolerance feature at any operating  $\mathsf{V}_{\mathsf{D}\mathsf{D}}.$ 

- There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where VDDIO ≤ VIN ≤ 5.5 V.
- The GPIO pins must be limited to 100 µA using a current limiting resistor. GPIO pins clamp the pin voltage to approximately one diode above the Vddio supply where Vddio ≤ V<sub>IN</sub> ≤ VDDA.
- In case of a GPIO pin configured for analog input/output, the analog voltage on the pin must not exceed the Vddio supply voltage to which the GPIO belongs.

A common application for this feature is connection to a bus such as I<sup>2</sup>C where different devices are running from different supply voltages. In the I<sup>2</sup>C case, the PSoC chip is configured into the Open Drain, Drives Low mode for the SIO pin. This allows an external pull-up to pull the I<sup>2</sup>C bus voltage above the PSoC pin supply. For example, the PSoC chip could operate at 1.8 V, and an external device could run from 5 V. Note that the SIO pin's V<sub>IH</sub> and V<sub>IL</sub> levels are determined by the associated Vddio supply pin.

The SIO pin must be in one of the following modes: 0 (high impedance analog), 1 (high impedance digital), or 4 (open drain drives low). See Figure 6-12 for details. Absolute maximum ratings for the device must be observed for all I/O pins.

#### 6.4.16 Reset Configuration

While reset is active all I/Os are reset to and held in the High Impedance Analog state. After reset is released, the state can be reprogrammed on a port-by-port basis to pull-down or pull-up. To ensure correct reset operation, the port reset configuration data is stored in special nonvolatile registers. The stored reset data is automatically transferred to the port reset configuration registers at reset release.

#### 6.4.17 Low-Power Functionality

In all low-power modes the I/O pins retain their state until the part is awakened and changed or reset. To awaken the part, use a pin interrupt, because the port interrupt logic continues to function in all low-power modes.

#### 6.4.18 Special Pin Functionality

Some pins on the device include additional special functionality in addition to their GPIO or SIO functionality. The specific special function pins are listed in Pinouts on page 6. The special features are:

#### Digital

- 4 to 25 MHz crystal oscillator
- □ 32.768-kHz crystal oscillator
- Wake from sleep on I<sup>2</sup>C address match. Any pin can be used for I<sup>2</sup>C if wake from sleep is not required.
- JTAG interface pins
- SWD interface pins
- SWV interface pins
- External reset
- Analog
  - Deamp inputs and outputs
  - High current IDAC outputs
  - External reference inputs



## 7.2 Universal Digital Block

The Universal Digital Block (UDB) represents an evolutionary step to the next generation of PSoC embedded digital peripheral functionality. The architecture in first generation PSoC digital blocks provides coarse programmability in which a few fixed functions with a small number of options are available. The new UDB architecture is the optimal balance between configuration granularity and efficient implementation. A cornerstone of this approach is to provide the ability to customize the devices digital operation to match application requirements.

To achieve this, UDBs consist of a combination of uncommitted logic (PLD), structured logic (Datapath), and a flexible routing scheme to provide interconnect between these elements, I/O connections, and other peripherals. UDB functionality ranges from simple self contained functions that are implemented in one UDB, or even a portion of a UDB (unused resources are available for other functions), to more complex functions that require multiple UDBs. Examples of basic functions are timers, counters, CRC generators, PWMs, dead band generators, and communications functions, such as UARTs, SPI, and I<sup>2</sup>C. Also, the PLD blocks and connectivity provide full featured general purpose programmable logic within the limits of the available resources.

#### Figure 7-2. UDB Block Diagram



The main component blocks of the UDB are:

- PLD blocks There are two small PLDs per UDB. These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, state bits, and combinational logic equations. PLD configuration is automatically generated from graphical primitives.
- Datapath Module This 8-bit wide datapath contains structured logic to implement a dynamically configurable ALU, a variety of compare configurations and condition generation. This block also contains input/output FIFOs, which are the primary parallel data interface between the CPU/DMA system and the UDB.

- Status and Control Module The primary role of this block is to provide a way for CPU firmware to interact and synchronize with UDB operation.
- Clock and Reset Module This block provides the UDB clocks and reset selection and control.

#### 7.2.1 PLD Module

The primary purpose of the PLD blocks is to implement logic expressions, state machines, sequencers, lookup tables, and decoders. In the simplest use model, consider the PLD blocks as a standalone resource onto which general purpose RTL is synthesized and mapped. The more common and efficient use model is to create digital functions from a combination of PLD and datapath blocks, where the PLD implements only the random logic and state portion of the function while the datapath (ALU) implements the more structured elements.

#### Figure 7-3. PLD 12C4 Structure



One 12C4 PLD block is shown in Figure 7-3. This PLD has 12 inputs, which feed across eight product terms. Each product term (AND function) can be from 1 to 12 inputs wide, and in a given product term, the true (T) or complement (C) of each input can be selected. The product terms are summed (OR function) to create the PLD outputs. A sum can be from 1 to 8 product terms wide. The 'C' in 12C4 indicates that the width of the OR gate (in this case 8) is constant across all outputs (rather than variable as in a 22V10 device). This PLA like structure gives maximum flexibility and insures that all inputs and outputs are permutable for ease of allocation by the software tools. There are two 12C4 PLDs in each UDB.





Figure 7-15. CAN Controller Block Diagram

## 7.6 USB

PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the "I/O System and Routing" section on page 36.

USB includes the following features:

- Eight unidirectional data endpoints
- One bidirectional control endpoint 0 (EP0)
- Shared 512-byte buffer for the eight data endpoints
- Dedicated 8-byte buffer for EP0
- Three memory modes
  - Manual Memory Management with No DMA Access
  - Manual Memory Management with Manual DMA Access
  - Automatic Memory Management with Automatic DMA Access
- Internal 3.3-V regulator for transceiver

- Internal 48 MHz main oscillator mode that auto locks to USB bus clock, requiring no external crystal for USB (USB equipped parts only)
- Interrupts on bus and each endpoint event, with device wakeup
- USB Reset, Suspend, and Resume operations
- Bus powered and self powered modes

#### Figure 7-16. USB





## 7.7 Timers, Counters, and PWMs

The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been included on this PSoC device family. Additional and more advanced functionality timers, counters, and PWMs can also be instantiated in Universal Digital Blocks (UDBs) as required. PSoC Creator allows you to choose the timer, counter, and PWM features that they require. The tool set utilizes the most optimal resources available.

The Timer/Counter/PWM peripheral can select from multiple clock sources, with input and output signals connected through the DSI routing. DSI routing allows input and output connections to any device pin and any internal digital signal accessible through the DSI. Each of the four instances has a compare output, terminal count output (optional complementary compare output), and programmable interrupt request line. The Timer/Counter/PWMs are configurable as free running, one shot, or Enable input controlled. The peripheral has timer reset and capture inputs, and a kill input for control of the comparator outputs. The peripheral supports full 16-bit capture.

Timer/Counter/PWM features include:

- 16-bit Timer/Counter/PWM (down count only)
- Selectable clock source
- PWM comparator (configurable for LT, LTE, EQ, GTE, GT)
- Period reload on start, reset, and terminal count
- Interrupt on terminal count, compare true, or capture
- Dynamic counter reads
- Timer capture mode
- Count while enable signal is asserted mode
- Free run mode
- One Shot mode (stop at end of period)
- Complementary PWM outputs with deadband
- PWM output kill

#### Figure 7-17. Timer/Counter/PWM





## 8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

- Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.
- High resolution Delta-Sigma ADC.
- Two 8-bit DACs that provide either voltage or current output.

- Four comparators with optional connection to configurable LUT outputs.
- Two configurable switched capacitor/continuous time (SC/CT) blocks for functions that include opamp, unity gain buffer, programmable gain amplifier, transimpedance amplifier, and mixer.
- Two opamps for internal use and connection to GPIO that can be used as high current output buffers.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.



## Figure 8-1. Analog Subsystem Block Diagram



### 8.3.2 LUT

The CY8C34 family of devices contains four LUTs. The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. The output of any LUT is routed to the digital system interface of the UDB array. From the digital system interface of the UDB array, these signals can be connected to UDBs, DMA controller, I/O, or the interrupt controller.

The LUT control word written to a register sets the logic function on the output. The available LUT functions and the associated control word is shown in Table 8-2.

| Control Word | Output (A and B are LUT inputs) |
|--------------|---------------------------------|
| 0000b        | <b>FALSE</b> ('0')              |
| 0001b        | A AND B                         |
| 0010b        | A AND (NOT B)                   |
| 0011b        | A                               |
| 0100b        | (NOT <b>A</b> ) AND <b>B</b>    |
| 0101b        | В                               |
| 0110b        | A XOR B                         |
| 0111b        | A OR B                          |
| 1000b        | A NOR B                         |
| 1001b        | A XNOR B                        |
| 1010b        | NOT B                           |
| 1011b        | A OR (NOT B)                    |
| 1100b        | NOT A                           |
| 1101b        | (NOT <b>A</b> ) OR <b>B</b>     |
| 1110b        | A NAND B                        |
| 1111b        | <b>TRUE</b> ('1')               |

#### Table 8-2. LUT Function vs. Program Word and Inputs

#### 8.4 Opamps

The CY8C34 family of devices contains two general purpose opamps in a device.

#### Figure 8-6. Opamp



The opamp is uncommitted and can be configured as a gain stage or voltage follower, or output buffer on external or internal signals.

See Figure 8-7. In any configuration, the input and output signals can all be connected to the internal global signals and monitored with an ADC, or comparator. The configurations are implemented with switches between the signals and GPIO pins.

#### Figure 8-7. Opamp Configurations



The opamp has three speed modes, slow, medium, and fast. The slow mode consumes the least amount of quiescent power and the fast mode consumes the most power. The inputs are able to swing rail-to-rail. The output swing is capable of rail-to-rail operation at low current output, within 50 mV of the rails. When driving high current loads (about 25 mA) the output voltage may only get within 500 mV of the rails.

#### 8.5 Programmable SC/CT Blocks

The CY8C34 family of devices contains two switched capacitor/continuous time (SC/CT) blocks in a device. Each switched capacitor/continuous time block is built around a single rail-to-rail high bandwidth opamp.

Switched capacitor is a circuit design technique that uses capacitors plus switches instead of resistors to create analog functions. These circuits work by moving charge between capacitors by opening and closing different switches. Nonoverlapping in phase clock signals control the switches, so that not all switches are ON simultaneously.



### Table 11-2. DC Specifications (continued)

| Parameter | Description   | Conditions   | Min                     | <b>Typ</b> <sup>[25]</sup> | Max | Units |          |  |  |  |  |
|-----------|---|--|-------------------------|----------------------------|-----|-------|----------|--|--|--|--|
|           | Sleep Mode <sup>[28]</sup>  |  |                         |                            |     |       |          |  |  |  |  |
|           | CPU = OFF   | V <sub>DD</sub> = V <sub>DDIO</sub> =                                    | T = -40 °C              | _                          | 1.1 | 2.3   | μA       |  |  |  |  |
|           |   | 4.5 V - 5.5 V  | T = 25 °C               | _                          | 1.1 | 2.2   |          |  |  |  |  |
|           | mode)<br>Sleep timer = ON (= ILO ON at 1 kHz) <sup>[29]</sup>     |  | T = 85 °C               | _                          | 15  | 30    |          |  |  |  |  |
|           | WDT = OFF   | V <sub>DD</sub> = V <sub>DDIO</sub> =                                    | T = -40 °C              | _                          | 1   | 2.2   |          |  |  |  |  |
|           | I2C Wake = OFF  | 2.7 V – 3.6 V  | T = 25 °C               | _                          | 1   | 2.1   |          |  |  |  |  |
|           | Comparator = OFF<br>POR = ON                                      |  | T = 85 °C               | _                          | 12  | 28    |          |  |  |  |  |
|           | Boost = OFF   | $V_{DD} = V_{DDIO} = _{root}$  | T = 25 °C               | _                          | 2.2 | 4.2   |          |  |  |  |  |
|           | SIO pins in single ended input, unregu-<br>lated output mode      | $1.71 \text{ V} - 1.95 \text{ V}^{[30]}$                                 | 1-23 0                  |                            | 2.2 | 7.2   |          |  |  |  |  |
|           | Comparator = ON<br>CPU = OFF                                      | V <sub>DD</sub> = V <sub>DDIO</sub> =<br>2.7 V – 3.6 V <sup>[31]</sup>   | T = 25 °C               | -                          | 2.2 | 2.7   |          |  |  |  |  |
|           | RTC = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | Sleep timer = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | WDT = OFF<br>I2C Wake = OFF                                       |  |                         |                            |     |       |          |  |  |  |  |
|           | POR = ON  |  |                         |                            |     |       |          |  |  |  |  |
|           | Boost = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | SIO pins in single ended input, unregu-<br>lated output mode      |  |                         |                            |     |       |          |  |  |  |  |
|           | I2C Wake = ON   | V <sub>DD</sub> = V <sub>DDIO</sub> =<br>2.7 V – 3.6 V <sup>[31]</sup>   | T = 25 °C               | -                          | 2.2 | 2.8   |          |  |  |  |  |
|           | CPU = OFF<br>RTC = OFF  | 2.7 V – 3.6 V <sup>[31]</sup>  |                         |                            |     |       |          |  |  |  |  |
|           | Sleep timer = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | WDT = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | Comparator = OFF  |  |                         |                            |     |       |          |  |  |  |  |
|           | POR = ON<br>Boost = OFF   |  |                         |                            |     |       |          |  |  |  |  |
|           | SIO pins in single ended input, unregu-                           |  |                         |                            |     |       |          |  |  |  |  |
|           | lated output mode   |  |                         |                            |     |       |          |  |  |  |  |
|           | Hibernate Mode <sup>[28]</sup>                                    |  | T (0.00                 | -                          |     |       |          |  |  |  |  |
|           | Hibernate mode current<br>All regulators and oscillators off      | V <sub>DD</sub> = V <sub>DDIO</sub> =<br>4.5 V - 5.5 V                   | T = -40 °C<br>T = 25 °C | -                          | 0.2 | 1.5   | μΑ       |  |  |  |  |
|           | SRAM retention  |  |                         | -                          | 0.5 | 1.5   |          |  |  |  |  |
|           | GPIO interrupts are active<br>Boost = OFF                         |  | T = 85 °C               | _                          | 4.1 | 5.3   |          |  |  |  |  |
|           | SIO pins in single ended input, unregu-                           | V <sub>DD</sub> = V <sub>DDIO</sub> =<br>2.7 V – 3.6 V                   | T = -40 °C              | -                          | 0.2 | 1.5   |          |  |  |  |  |
|           | lated output  |  | T = 25 °C               | -                          | 0.2 | 1.5   |          |  |  |  |  |
|           | mode  |  | T = 85 °C               | -                          | 3.2 | 4.2   |          |  |  |  |  |
|           |   | V <sub>DD</sub> = V <sub>DDIO</sub> =<br>1.71 V – 1.95 V <sup>[30]</sup> | T = -40 °C              | _                          | 0.2 | 1.5   |          |  |  |  |  |
|           |   |  | T = 25 °C               | _                          | 0.3 | 1.5   | _        |  |  |  |  |
|           |   |  | T = 85 °C               | -                          | 3.3 | 4.3   | <u> </u> |  |  |  |  |
| DDAR      | Analog current consumption while device is reset <sup>[32]</sup>  | 55.1   |                         | -                          | 0.3 | 0.6   | mA       |  |  |  |  |
|           |   | V <sub>DDA</sub> > 3.6 V   |                         | -                          | 1.4 | 3.3   | mA       |  |  |  |  |
| DDDR      | Digital current consumption while device is reset <sup>[32]</sup> | 000  |                         | _                          | 1.1 | 3.1   | mA       |  |  |  |  |
|           | 16261   | $V_{DDD} > 3.6 V$  |                         | -                          | 0.7 | 3.1   | mA       |  |  |  |  |



Figure 11-1. Active Mode Current vs  $F_{CPU}$ ,  $V_{DD}$  = 3.3 V, Temperature = 25 °C



Figure 11-3. Active Mode Current vs V<sub>DD</sub> and Temperature, F<sub>CPU</sub> = 24 MHz



Figure 11-2. Active Mode Current vs Temperature and F<sub>CPU</sub>,  $V_{DD} = 3.3 V$ 



#### Notes

28. If V<sub>CCD</sub> and V<sub>CCA</sub> are externally regulated, the voltage difference between V<sub>CCD</sub> and V<sub>CCA</sub> must be less than 50 mV.
29. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.

30. Externally regulated mode.

- 31. Based on device characterization (not production tested).
- 32. Based on device characterization (not production tested). USBIO pins tied to ground (VSSD).



Figure 11-36. IDAC DNL vs Input Code, Range = 255  $\mu$ A, Source Mode



Figure 11-38. IDAC INL vs Temperature, Range = 255  $\mu A$ , High speed mode



Figure 11-37. IDAC DNL vs Input Code, Range = 255  $\mu\text{A},$  Sink Mode



Figure 11-39. IDAC DNL vs Temperature, Range = 255  $\mu\text{A},$  High speed mode







Figure 13-1. 48-pin (300 mil) SSOP Package Outline





- 1. 🐼 HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: REFER TO PMDD SPEC.
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

| PART # | DESCRIPTION |
|--------|-------------|
| LT48D  | LEAD FREE   |

001-45616 \*E



# 17. Revision History

| Documen  |         | Culuminator        | Orla: of           |  |
|----------|---------|--------------------|--------------------|--|
| Revision | ECN     | Submission<br>Date | Orig. of<br>Change | Description of Change  |
| **       | 2714270 | 06/03/09           | VVSK               | New data sheet   |
| *A       | 2758970 | 09/02/09           | MKEA               | Updated Part Numbering Conventions<br>Added Section 11.7.5 (EMIF Figures and Tables)<br>Updated GPIO and SIO AC specifications<br>Updated XRES Pin Description and Xdata Address Map specifications<br>Updated DFB and Comparator specifications<br>Updated PHUB features section and RTC in sleep mode<br>Updated IDAC and VDAC DC and Analog Global specifications<br>Updated USBIO AC and Delta Sigma ADC specifications<br>Updated PPOR and Voltage Monitors DC specifications<br>Updated Drive Mode diagram<br>Added 48-QFN Information<br>Updated other electrical specifications  |
| *B       | 2824546 | 12/09/09           | MKEA               | Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11- 7 (Boost AC<br>and DC specs); also added Shottky Diode specs. Changed current for<br>sleep/hibernate mode to include SIO; Added footnote to analog global specs.<br>Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3<br>(Hibernate and Sleep rows) and Power Modes section. Updated GPIO and SIO AC<br>specifications. Updated Gain error in IDAC and VDAC specifications. Updated<br>description of V <sub>DDA</sub> spec in Table 11-1 and removed GPIO Clamp Current<br>parameter. Updated number of UDBs on page 1.<br>Moved FILO from ILO DC to AC table.<br>Added PCB Layout and PCB Schematic diagrams.<br>Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC spec<br>table. Added note for Sleep and Hibernate modes and Active Mode specs in Table<br>11-2. Linked URL in Section 10.3 to PSoC Creator site.<br>Updated Ja and Jc values in Table 13-1. Updated Single Sample Mode and Fast<br>FIR Mode sections. Updated Input Resistance specification in Del-Sig ADC table.<br>Added Tio_init parameter. Updated PGA and UGB AC Specs. Removed SPC ADC<br>Updated Boost Converter section.<br>Added section 'SIO as Comparator'; updated Hysteresis spec (differential mode)<br>in Table 11-10.<br>Updated V <sub>BAT</sub> condition and deleted Vstart parameter in Table 11-6.<br>Added 'Bytes' column for Tables 4-1 to 4-5. |
| *C       | 2873322 | 02/04/10           | MKEA               | Changed maximum value of PPOR_TR to '1'. Updated Vbias specification.<br>Updated PCB Schematic. Updated Figure 8-1 and Figure 6-3. Updated Interrupt<br>Vector table, Updated Sales links. Updated JTAG and SWD specifications.<br>Removed Jp-p and Jperiod from ECO AC Spec table. Added note on sleep timer<br>in Table 11-2. Updated ILO AC and DC specifications. Added Resolution parameter<br>in VDAC and IDAC tables. Updated I <sub>OUT</sub> typical and maximum values. Changed<br>Temperature Sensor range to -40 °C to +85 °C. Removed Latchup specification<br>from Table 11-1.   |



| Documen  | Document Number: 001-53304 |                    |                    |   |  |  |  |  |  |  |
|----------|----------------------------|--------------------|--------------------|---|--|--|--|--|--|--|
| Revision | ECN                        | Submission<br>Date | Orig. of<br>Change | Description of Change   |  |  |  |  |  |  |
| *M       | 3464258                    | 12/14/2011         | MKEA               | Updated Analog Global specs<br>Updated IDAC range<br>Updated IDAC range<br>Updated TIA section<br>Modified VDDIO description in Section 3<br>Added note on Sleep and Hibernate modes in the Power Modes section<br>Updated Boost Converter section<br>Updated conditions for Inductive boost AC specs<br>Added VDAC/IDAC noise graphs and specs<br>Added pin capacitance specs for ECO pins<br>Removed C <sub>L</sub> from 32 kHz External Crystal DC Specs table.<br>Added reference to AN54439 in Section 6.1.2.2<br>Deleted T_SWDO_hold row from the SWD Interface AC Specifications table<br>Removed Pin 46 connections in "Example Schematic for 100-pin TQFP Part with<br>Power Connections"<br>Updated Active Mode IDD description in Table 11-2.<br>Added I <sub>DDDR</sub> and I <sub>DDAR</sub> specs in Table 11-2.<br>Replaced "total device program time" with T <sub>PROG</sub> in Flash AC specs table.<br>Added I <sub>GPIO</sub> , I <sub>SIO</sub> and I <sub>USBIO</sub> specs in Absolute Maximum Ratings<br>Added conditions to I <sub>CC</sub> spec in 32 kHz External Crystal DC Specs table.<br>Updated TCV <sub>OS</sub> value<br>Removed Boost Efficiency vs V <sub>OUT</sub> graph<br>Updated boost graphs<br>Updated USBIO Block diagram; added USBIO drive mode description<br>Updated USBIO Block diagram; added USBIO drive mode description<br>Updated VDSIO Block diagram<br>Changed max IMO startup time to 12 µs<br>Added note for I <sub>L</sub> spec in USBIO DC specs table<br>Updated POI Block diagram<br>Changed max IMO startup time to 12 µs<br>Added note for I <sub>L</sub> spec in USBIO DC specs table<br>Updated POI Block diagram<br>Changed max IMO startup time to 12 µs<br>Added note for I <sub>L</sub> spec in USBIO DC specs table<br>Updated OPIO Block diagram<br>Updated voltage reference specs<br>Added text explaining power supply ramp up in Section 11-4. |  |  |  |  |  |  |



| Revision | ECN     | Submission<br>Date | Orig. of<br>Change | Description of Change  |
|----------|---------|--------------------|--------------------|--|
| *N       | 3645908 | 06/14/2012         | MKEA               | Added paragraph clarifying that to achieve low hibernate current, you must limit the frequency of IO input signals.         Revised description of IPOR and clarified PRES term.         Changed footnote to state that all GPIO input voltages - not just analog voltages - must be less than Vddio.         Updated 100-TQFP package drawing         Clarified description of opamp lout spec         Changed "compliant with I2C" to "compatible with I2C"         Updated 48-OFN package drawing         Changed reset status register description text to clarify that not all reset sources are in the register         Updated example PCB layout figure         Removed text stating that FTW is a wakeup source         Changed onp rate spec from 1 V/ns to 0.066 V/µs         Added "based on char" footnote to voltage monitors response time spec         Changed analog global spec descriptions and values         Added spec for ESDhbm for when Vssa and Vssd are separate         Added text describing flash cache, and updated related text         Changed comparator specs and conditions         Added a statement about support for JTAG programmers and file formats.         Changed text and added figures describing Vddio source and sink         Added text doscribing Vddio source and sink         Added text on adjustability of buzz frequency         Updated terminology for "master" and "system" clock         Deleted the text "debug operations are possible while the device is res |
| *0       | 3648803 | 06/18/2012         | WKA/               | No changes. EROS update.   |



| Description Document | on Title: PS<br>t Number: ( | oC <sup>®</sup> 3: CY8C3<br>001-53304 | 4 Family Da        | atasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) (continued)   |
|----------------------|-----------------------------|---------------------------------------|--------------------|---|
| Revision             | ECN                         | Submission<br>Date                    | Orig. of<br>Change | Description of Change   |
| *V                   | 4708125                     | 03/31/2015                            | MKEA               | Added INL4 and DNL4 specs in VDAC DC Specifications.<br>Updated Figure 6-11.<br>Added second note after Figure 6-4.<br>Added a reference to Fig 6-1 in Section 6.1.1 and Section 6.1.2.<br>Updated Section 6.2.2.<br>Added Section 7.8.1.<br>Updated Boost specifications.  |
| *W                   | 4807497                     | 06/23/2015                            | MKEA               | Added reference to code examples in More Information.<br>Updated typ value of TWRITE from 2 to 10 in EEPROM AC specs table.<br>Changed "Device supply for USB operation" to "Device supply (VDDD) for USB<br>operation" in USB DC Specifications.<br>Clarified power supply sequencing and margin for VDDA and VDDD.<br>Updated Serial Wire Debug Interface with limitations of debugging on Port 15.<br>Updated Section 11.7.5.<br>Updated Delta-sigma ADC DC Specifications |
| *X                   | 4932879                     | 09/24/2015                            | MKEA               | Changed the Regulator Output Capacitor min and max from "-" to 0.9 and 1.1,<br>respectively.<br>Added reference to AN54439 in Section 11.9.3.<br>Added MHz ECO DC specs table.<br>Removed references to IPOR rearm issues in Section 6.3.1.1.<br>Table 6-1: Changed DSI Fmax to 33 MHz.<br>Figure 6-1: Changed External I/O or DSI to 0-33 MHz.<br>Table 11-10: Changed Fgpioin Max to 33 MHz.<br>Table 11-12: Changed Fsioin Max to 33 MHz.                                  |
| *Y                   | 5322536                     | 06/27/2016                            | MKEA               | Updated More Information.<br>Corrected typos in External Electrical Connections.<br>Added links to CAD Libraries in Section 2.  |