



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	48-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3445pvi-090t



1. Architectural Overview

Introducing the CY8C34 family of ultra low-power, flash Programmable System-on-Chip (PSoC®) devices, part of a scalable 8-bit PSoC 3 and 32-bit PSoC 5 platform. The CY8C34 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables a high level of integration in a wide variety of consumer, industrial, and medical applications.




Figure 1-1. Simplified Block Diagram

Figure 1-1 illustrates the major components of the CY8C34 family. They are:

- 8051 CPU subsystem
- Nonvolatile subsystem
- Programming, debug, and test subsystem
- Inputs and outputs
- Clocking
- Power
- Digital subsystem

■ Analog subsystem

PSoC's digital subsystem provides half of its unique configurability. It connects a digital signal from any peripheral to any pin through the digital system interconnect (DSI). It also provides functional flexibility through an array of small, fast, low-power UDBs. PSoC Creator provides a library of prebuilt and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. You can also easily create a digital circuit using boolean primitives by means of graphical design entry. Each UDB contains programmable array logic (PAL)/PLD functionality, together with a small state machine engine to support a wide variety of peripherals.

The CY8C34 family provides the standard set of registers found on industry standard 8051 devices. In addition, the CY8C34 devices add SFRs to provide direct access to the I/O ports on the device. The following sections describe the SFRs added to the CY8C34 family.

5.7.4 XData Space Access SFRs

The 8051 core features dual DPTR registers for faster data transfer operations. The data pointer select SFR, DPS, selects which data pointer register, DPTR0 or DPTR1, is used for the following instructions:

- MOVX @DPTR, A
- MOVX A, @DPTR
- MOVC A, @A+DPTR
- JMP @A+DPTR
- INC DPTR
- MOV DPTR, #data16

The extended data pointer SFRs, DPX0, DPX1, MXAX, and P2AX, hold the most significant parts of memory addresses during access to the xdata space. These SFRs are used only with the MOVX instructions.

During a MOVX instruction using the DPTR0/DPTR1 register, the most significant byte of the address is always equal to the contents of DPX0/DPX1. During a MOVX instruction using the R0 or R1 register, the most significant byte of the address is always equal to the contents of MXAX, and the next most significant byte is always equal to the contents of P2AX.

5.7.5 I/O Port SFRs

The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in I/O System and Routing on page 36.

I/O ports are linked to the CPU through the PHUB and are also available in the SFRs. Using the SFRs allows faster access to a limited set of I/O port registers, while using the PHUB allows boot configuration and access to all I/O port registers.

Each SFR supported I/O port provides three SFRs:

- SFRPRTxDR sets the output data state of the port (where x is port number and includes ports 0-6, 12 and 15)
- The SFRPRTxSEL selects whether the PHUB PRTxDR register or the SFRPRTxDR controls each pin's output buffer within the port. If a SFRPRTxSEL[y] bit is high, the corresponding SFRPRTxDR[y] bit sets the output state for that pin. If a SFRPRTxSEL[y] bit is low, the corresponding PRTxDR[y] bit sets the output state of the pin (where y varies from 0 to 7).
- The SFRPRTxPS is a read only register that contains pin state values of the port pins.

5.7.5.1 xdata Space

The 8051 xdata space is 24-bit, or 16 MB in size. The majority of this space is not "external"—it is used by on-chip components. See Table 5-5. External, that is, off-chip, memory can be accessed using the EMIF. See External Memory Interface on page 24.

Table 5-5. XDATA Data Address Map

Address Range	Purpose
0×00 0000 – 0×00 1FFF	,
0×00 4000 – 0×00 42FF	· · · · · · ·
0×00 4300 = 0×00 42FF	Power management
0×00 4400 – 0×00 44FF	
0×00 4500 = 0×00 45FF	Ports interrupt control
	-
0×00 4700 – 0×00 47FF	Flash programming interface
0×00 4800 - 0×00 48FF	
0×00 4900 – 0×00 49FF	I ² C controller
0×00 4E00 – 0×00 4EFF	Decimator
0×00 4F00 – 0×00 4FFF	Fixed timer/counter/PWMs
0×00 5000 – 0×00 51FF	I/O ports control
0×00 5400 – 0×00 54FF	External Memory Interface (EMIF)
0×00 5800 – 0×00 5FFF	control registers Analog Subsystem interface
0×00 6000 = 0×00 60FF	USB controller
0×00 6400 – 0×00 6FFF	3 -3
0×00 7000 – 0×00 7FFF	
0×00 8000 – 0×00 8FFF	EEPROM
0×00 A000 – 0×00 A400	CAN
0×01 0000 – 0×01 FFFF	Digital Interconnect configuration
0×05 0220 - 0×05 02F0	Debug controller
0×08 0000 – 0×08 1FFF	Flash ECC bytes
0×80 0000 – 0×FF FFFF	External Memory Interface






Figure 6-1. Clocking Subsystem

6.1.1 Internal Oscillators

Figure 6-1 shows that there are two internal oscillators. They can be routed directly or divided. The direct routes may not have a 50% duty cycle. Divided clocks have a 50% duty cycle.

6.1.1.1 Internal Main Oscillator

In most designs the IMO is the only clock source required, due to its ±2-percent accuracy. The IMO operates with no external components and outputs a stable clock. A factory trim for each frequency range is stored in the device. With the factory trim, tolerance varies from ±2 percent at 3 MHz, up to ±4 percent at 24 MHz. The IMO, in conjunction with the PLL, allows generation of other clocks up to the device's maximum frequency (see Phase-Locked Loop).

The IMO provides clock outputs at 3, 6, 12, and 24 MHz.

6.1.1.2 Clock Doubler

The clock doubler outputs a clock at twice the frequency of the input clock. The doubler works at input frequency of 24 MHz, providing 48 MHz for the USB. It can be configured to use a clock from the IMO, MHzECO, or the DSI (external pin).

6.1.1.3 Phase-Locked Loop

The PLL allows low-frequency, high-accuracy clocks to be multiplied to higher frequencies. This is a trade off between higher clock frequency and accuracy and, higher power consumption and increased startup time.

The PLL block provides a mechanism for generating clock frequencies based upon a variety of input sources. The PLL outputs clock frequencies in the range of 24 to 50 MHz. Its input and feedback dividers supply 4032 discrete ratios to create almost any desired clock frequency. The accuracy of the PLL output depends on the accuracy of the PLL input source. The most common PLL use is to multiply the IMO clock at 3 MHz, where it is most accurate to generate the other clocks up to the device's maximum frequency.

The PLL achieves phase lock within 250 µs (verified by bit setting). It can be configured to use a clock from the IMO, MHzECO or DSI (external pin). The PLL clock source can be used until lock is complete and signaled with a lock bit. The lock signal can be routed through the DSI to generate an interrupt. Disable the PLL before entering low-power modes.

6.1.1.4 Internal Low-Speed Oscillator

The ILO provides clock frequencies for low-power consumption, including the watchdog timer, and sleep timer. The ILO generates up to three different clocks: 1 kHz, 33 kHz, and 100 kHz.

The 1 kHz clock (CLK1K) is typically used for a background 'heartbeat' timer. This clock inherently lends itself to low-power supervisory operations such as the watchdog timer and long sleep intervals using the central timewheel (CTW).

The central timewheel is a 1 kHz, free running, 13-bit counter clocked by the ILO. The central timewheel is always enabled except in hibernate mode and when the CPU is stopped during

Document Number: 001-53304 Rev. *Y Page 28 of 137






Figure 6-6. Application of Boost Converter powering PSoC device

The boost converter may also generate a supply that is not used directly by the PSoC device. An example of this use case is boosting a 1.8 V supply to 4.0 V to drive a white LED. If the boost converter is not supplying the PSoC devices V_{DDA} , V_{DDD} , and V_{DDIO} it must comply with the same design rules as supplying

the PSoC device, but with a change to the bulk capacitor requirements. A parallel arrangement 22 μF , 1.0 μF , and 0.1 μF capacitors are all required on the Vout supply and must be placed within 1 cm of the VBOOST pin to ensure regulator stability.

External **PSoC** VDDA 🗀 Load VDDD 🗀 22 μF 1.0 μF 0.1 μI VDDD 🗀 VDDA, VDDD, and **VBOOST VDDIO** connections Schottky, 1A per section 6.2 IND VDDIO0 Power System. VDDIO2 ⊟ Boost 10 µH > Logic 22 µH VDDIO1 **VBAT** VDDIO3 VSSB 0.5-3.6 V **VSSA VSSD** All components and values are required

Figure 6-7. Application of Boost Converter not powering PSoC device

The switching frequency is set to 400 kHz using an oscillator integrated into the boost converter. The boost converter can be operated in two different modes: active and standby. Active mode is the normal mode of operation where the boost regulator

actively generates a regulated output voltage. In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit. Only minimal power is provided, typically < 5 μ A to power the PSoC device in Sleep mode. The



6.4.5 Pin Interrupts

All GPIO and SIO pins are able to generate interrupts to the system. All eight pins in each port interface to their own Port Interrupt Control Unit (PICU) and associated interrupt vector. Each pin of the port is independently configurable to detect rising edge, falling edge, both edge interrupts, or to not generate an interrupt.

Depending on the configured mode for each pin, each time an interrupt event occurs on a pin, its corresponding status bit of the interrupt status register is set to "1" and an interrupt request is sent to the interrupt controller. Each PICU has its own interrupt vector in the interrupt controller and the pin status register providing easy determination of the interrupt source down to the pin level.

Port pin interrupts remain active in all sleep modes allowing the PSoC device to wake from an externally generated interrupt.

While level sensitive interrupts are not directly supported; Universal Digital Blocks (UDB) provide this functionality to the system when needed.

6.4.6 Input Buffer Mode

GPIO and SIO input buffers can be configured at the port level for the default CMOS input thresholds or the optional LVTTL input thresholds. All input buffers incorporate Schmitt triggers for input hysteresis. Additionally, individual pin input buffers can be disabled in any drive mode.

6.4.7 I/O Power Supplies

Up to four I/O pin power supplies are provided depending on the device and package. Each I/O supply must be less than or equal to the voltage on the chip's analog (VDDA) pin. This feature allows users to provide different I/O voltage levels for different pins on the device. Refer to the specific device package pinout to determine VDDIO capability for a given port and pin.

The SIO port pins support an additional regulated high output capability, as described in Adjustable Output Level.

6.4.8 Analog Connections

These connections apply only to GPIO pins. All GPIO pins may be used as analog inputs or outputs. The analog voltage present on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs. Each GPIO may connect to one of the analog global busses or to one of the analog mux busses to connect any pin to any internal analog resource such as ADC or comparators. In addition, select pins provide direct connections to specific analog features such as the high current DACs or uncommitted opamps.

6.4.9 CapSense

This section applies only to GPIO pins. All GPIO pins may be used to create CapSense buttons and sliders^[15]. See the "CapSense" section on page 64 for more information.

6.4.10 LCD Segment Drive

This section applies only to GPIO pins. All GPIO pins may be used to generate Segment and Common drive signals for direct glass drive of LCD glass. See the "LCD Direct Drive" section on page 63 for details.

6.4.11 Adjustable Output Level

This section applies only to SIO pins. SIO port pins support the ability to provide a regulated high output level for interface to external signals that are lower in voltage than the SIO's respective VDDIO. SIO pins are individually configurable to output either the standard VDDIO level or the regulated output, which is based on an internally generated reference. Typically a voltage DAC (VDAC) is used to generate the reference (see Figure 6-13). The "DAC" section on page 64 has more details on VDAC use and reference routing to the SIO pins. Resistive pull-up and pull-down drive modes are not available with SIO in regulated output mode.

6.4.12 Adjustable Input Level

This section applies only to SIO pins. SIO pins by default support the standard CMOS and LVTTL input levels but also support a differential mode with programmable levels. SIO pins are grouped into pairs. Each pair shares a reference generator block which, is used to set the digital input buffer reference level for interface to external signals that differ in voltage from VDDIO. The reference sets the pins voltage threshold for a high logic level (see Figure 6-13). Available input thresholds are:

- 0.5 × VDDIO
- 0.4 × VDDIO
- 0.5 × VREF
- VREF

Typically a voltage DAC (VDAC) generates the V_{REF} reference. "DAC" section on page 64 has more details on VDAC use and reference routing to the SIO pins.

Note

15. GPIOs with opamp outputs are not recommended for use with CapSense

7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (UDBs, SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD Drive
- LCD Control

7.1.4 Designing with PSoC Creator

7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, DACs, and filters, and communication protocols, such as I²C, USB, and CAN. See Example Peripherals on page 43 for more details about available peripherals. All content is fully characterized and carefully documented in data sheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM[®] Limited, Keil™, and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView™ compiler.

7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.

9.1 JTAG Interface

The IEEE 1149.1 compliant JTAG interface exists on four or five pins (the nTRST pin is optional). The JTAG interface is used for programming the flash memory, debugging, I/O scan chains, and JTAG device chaining.

PSoC 3 has certain timing requirements to be met for entering programming mode through the JTAG interface. Due to these timing requirements, not all standard JTAG programmers, or standard JTAG file formats such as SVF or STAPL, can support

PSoC 3 programming. The list of programmers that support PSoC 3 programming is available at http://www.cypress.com/go/programming.

The JTAG clock frequency can be up to 14 MHz, or 1/3 of the CPU clock frequency for 8 and 16-bit transfers, or 1/5 of the CPU clock frequency for 32-bit transfers. By default, the JTAG pins are enabled on new devices but the JTAG interface can be disabled, allowing these pins to be used as GPIO instead.




Figure 9-1. JTAG Interface Connections between PSoC 3 and Programmer

- ¹ The voltage levels of Host Programmer and the PSoC 3 voltage domains involved in Programming should be same. The Port 1 JTAG pins, XRES pin (XRES_N or P1[2]) are powered by V_{DDIO1}. So, V_{DDIO1} of PSoC 3 should be at same voltage level as host V_{DD}. Rest of PSoC 3 voltage domains (V_{DDD}, V_{DDA}, V_{DDIO2}, V_{DDIO3}, V_{DDIO3}) need not be at the same voltage level as host Programmer.
- ² Vdda must be greater than or equal to all other power supplies (Vddd, Vddio's) in PSoC 3.
- ³ For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power (Vddd, Vdda, All Vddio's) to PSoC 3. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable, VDDA must be greater than or equal to all other supplies.
- ⁴ For JTAG Programming, Device reset can also be done without connecting to the XRES pin or Power cycle mode by using the TMS,TCK,TDI, TDO pins of PSoC 3, and writing to a specific register. But this requires that the DPS setting in NVL is not equal to "Debug Ports Disabled".
- ⁵ By default, PSoC 3 is configured for 4-wire JTAG mode unless user changes the DPS setting. So the TMS pin is unidirectional. But if the DPS setting is changed to non-JTAG mode, the TMS pin in JTAG is bi-directional as the SWD Protocol has to be used for acquiring the PSoC 3 device initially. After switching from SWD to JTAG mode, the TMS pin will be uni-directional. In such a case, unidirectional buffer should not be used on TMS line.
- ⁶ nTRST JTAG pin (P1[5]) cannot be used to reset the JTAG TAP controlller during first time programming of PSoC 3 as the default setting is 4-wire JTAG (nTRST disabled). Use the TMS, TCK pins to do a reset of JTAG TAP controller.
- If XRES pin is used by host, P1[2] will be configured as XRES by default only for 48-pin devices (without dedicated XRES pin). For devices with dedicated XRES pin, P1[2] is GPIO pin by default. So use P1[2] as Reset pin only for 48-pin devices, but use dedicated XRES pin for rest of devices.



Table 11-2. DC Specifications (continued)

Parameter	Description	Conditions		Min	Typ ^[25]	Max	Units
	Sleep Mode ^[28]						
	CPU = OFF	V _{DD} = V _{DDIO} =	T = -40 °C	_	1.1	2.3	μA
	· · · · · · · · · · · · · · · · · · ·	4.5 V - 5.5 V	T = 25 °C	ı	1.1	2.2	
	mode) Sleep timer = ON (= ILO ON at 1 kHz) ^[29]		T = 85 °C	ı	15	30	
	WDT = OFF	V _{DD} = V _{DDIO} =	T = -40 °C	-	1	2.2	
	I2C Wake = OFF Comparator = OFF	2.7 V – 3.6 V	T = 25 °C	_	1	2.1	
	POR = ON		T = 85 °C	-	12	28	
	Boost = OFF	V _{DD} = V _{DDIO} =	T = 25 °C	_	2.2	4.2	
	SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 1.71 \text{ V} - 1.95 \text{ V}^{[30]}$					
	Comparator = ON	$V_{DD} = V_{DDIO} = 2.7 \text{ V} - 3.6 \text{ V}^{[31]}$	T = 25 °C	-	2.2	2.7	
	CPU = OFF RTC = OFF	$2.7 \text{ V} - 3.6 \text{ V}^{[31]}$					
	Sleep timer = OFF WDT = OFF I2C Wake = OFF						
	POR = ON						
	Boost = OFF						
	SIO pins in single ended input, unregu-						
	lated output mode	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T 05 %0		0.0	0.0	
	I2C Wake = ON CPU = OFF	$V_{DD} = V_{DDIO} = 2.7 V - 3.6 V^{[31]}$	T = 25 °C	-	2.2	2.8	
	RTC = OFF	2.7 0.0 0					
	Sleep timer = OFF						
	WDT = OFF Comparator = OFF						
	POR = ON						
	Boost = OFF						
	SIO pins in single ended input, unregu-						
	lated output mode Hibernate Mode ^[28]						
		I., .,	T 40.00				1 .
	Hibernate mode current All regulators and oscillators off	V _{DD} = V _{DDIO} = 4.5 V - 5.5 V	T = -40 °C	-	0.2	1.5	μA
	SRAM retention	7.0 V 0.0 V	T = 25 °C	-	0.5	1.5	
	GPIO interrupts are active		T = 85 °C	ı	4.1	5.3	
	Boost = OFF SIO pins in single ended input, unregu-	V _{DD} = V _{DDIO} = 2.7 V – 3.6 V	T = -40 °C	ı	0.2	1.5	
	lated output	2.7 V = 3.0 V	T = 25 °C	-	0.2	1.5	
	mode		T = 85 °C	ı	3.2	4.2	
		$V_{DD} = V_{DDIO} = 1.71 \text{ V} - 1.95 \text{ V}^{[30]}$	T = -40 °C	ı	0.2	1.5	
		1./1 V – 1.95 V ^[30]	T = 25 °C	_	0.3	1.5	
			T = 85 °C	ı	3.3	4.3	
I _{DDAR}	Analog current consumption while device	$V_{DDA} \le 3.6 \text{ V}$		_	0.3	0.6	mA
	is reset ^[32]	V _{DDA} > 3.6 V		-	1.4	3.3	mA
I _{DDDR}	Digital current consumption while device is	$V_{DDD} \le 3.6 \text{ V}$		_	1.1	3.1	mA
	reset ^[32]	V _{DDD} > 3.6 V		_	0.7	3.1	mA
	The state of the s	1					



Figure 11-15. GPIO Output High Voltage and Current




Figure 11-16. GPIO Output Low Voltage and Current




Table 11-10. GPIO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
TriseF	Rise time in Fast Strong Mode ^[41]	3.3 V V _{DDIO} Cload = 25 pF	_	_	6	ns
TfallF	Fall time in Fast Strong Mode ^[41]	3.3 V V _{DDIO} Cload = 25 pF	_	-	6	ns
TriseS	Rise time in Slow Strong Mode ^[41]	3.3 V V _{DDIO} Cload = 25 pF	-	_	60	ns
TfallS	Fall time in Slow Strong Mode ^[41]	3.3 V V _{DDIO} Cload = 25 pF	_	_	60	ns
	GPIO output operating frequency					
	$2.7 \text{ V} \leq \text{V}_{\text{DDIO}} \leq 5.5 \text{ V}$, fast strong drive mode	90/10% V _{DDIO} into 25 pF	-	_	33	MHz
Fgpioout	$1.71 \text{ V} \leq \text{V}_{\text{DDIO}} < 2.7 \text{ V}$, fast strong drive mode	90/10% V _{DDIO} into 25 pF	-	_	20	MHz
	$3.3 \text{ V} \leq \text{V}_{\text{DDIO}} \leq 5.5 \text{ V}$, slow strong drive mode	90/10% V _{DDIO} into 25 pF	-	-	7	MHz
	1.71 V \leq V _{DDIO} $<$ 3.3 V, slow strong drive mode	90/10% V _{DDIO} into 25 pF	-	_	3.5	MHz
Fgpioin	GPIO input operating frequency					
i abioiii	1.71 V ≤ V _{DDIO} ≤ 5.5 V	90/10% V _{DDIO}	_	-	33	MHz

^{41.} Based on device characterization (Not production tested).



Table 11-12. SIO AC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units		
	SIO output operating frequency							
	2.7 V < V _{DDIO} < 5.5 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V _{DDIO} into 25 pF	_	_	33	MHz		
	1.71 V < V _{DDIO} < 2.7 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V _{DDIO} into 25 pF	_	_	16	MHz		
Fsioout	3.3 V < V _{DDIO} < 5.5 V, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V _{DDIO} into 25 pF	_	_	5	MHz		
rsioout	1.71 V < V _{DDIO} < 3.3 V, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V _{DDIO} into 25 pF	_	_	4	MHz		
	2.7 V < V _{DDIO} < 5.5 V, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	_	_	20	MHz		
	1.71 V < V _{DDIO} < 2.7 V, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	_	_	10	MHz		
	1.71 V < V _{DDIO} < 5.5 V, Regulated output mode, slow strong drive mode	Output continuously switching into 25 pF	_	_	2.5	MHz		
Fsioin	SIO input operating frequency		•					
1 310111	1.71 V ≤ V _{DDIO} ≤ 5.5 V	90/10% V _{DDIO}	_	_	33	MHz		

Figure 11-20. SIO Output Rise and Fall Times, Fast Strong Mode, V_{DDIO} = 3.3 V, 25 pF Load





Figure 11-21. SIO Output Rise and Fall Times, Slow Strong Mode, $V_{\rm DDIO}$ = 3.3 V, 25 pF Load





11.5.2 Delta-sigma ADC

Unless otherwise specified, operating conditions are:

- Operation in continuous sample mode
- fclk = 6.144 MHz
- Reference = 1.024 V internal reference bypassed on P3.2 or P0.3
- Unless otherwise specified, all charts and graphs show typical values

Table 11-21. 12-bit Delta-sigma ADC DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Resolution		8	_	12	bits
	Number of channels, single ended		_	_	No. of GPIO	_
	Number of channels, differential	Differential pair is formed using a pair of GPIOs.	-	_	No. of GPIO/2	_
	Monotonic	Yes	_	_	_	_
Ge	Gain error	Buffered, buffer gain = 1, Range = ±1.024 V, 25 °C	-	_	±0.2	%
Gd	Gain drift	Buffered, buffer gain = 1, Range = ±1.024 V	-	_	50	ppm/°C
Vos	Input offset voltage	Buffered, 12-bit mode	-	_	±0.1	mV
TCVos	Temperature coefficient, input offset voltage	Buffer gain = 1, 12-bit, Range = ±1.024 V	-	_	1	μV/°C
	Input voltage range, single ended ^[48]		V_{SSA}	_	V_{DDA}	V
	Input voltage range, differential unbuffered[48]		V_{SSA}	_	V_{DDA}	V
	Input voltage range, differential, buffered ^[48]		V_{SSA}	_	V _{DDA} – 1	V
INL12	Integral non linearity ^[48]	Range = ±1.024 V, unbuffered	_	_	±1	LSB
DNL12	Differential non linearity[48]	Range = ±1.024 V, unbuffered	_	-	±1	LSB
INL8	Integral non linearity ^[48]	Range = ±1.024 V, unbuffered	_	-	±1	LSB
DNL8	Differential non linearity[48]	Range = ±1.024 V, unbuffered	_	_	±1	LSB
Rin_Buff	ADC input resistance	Input buffer used	10	_	-	MΩ
Rin_ADC12	ADC input resistance	Input buffer bypassed, 12 bit, Range = ±1.024 V	-	148 ^[49]	_	kΩ
Rin_ExtRef	ADC external reference input resistance		_	70 ^[49, 50]	1	kΩ
Vextref	ADC external reference input voltage, see also internal reference in Voltage Reference on page 93	Pins P0[3], P3[2]	0.9	_	1.3	٧
Current Co						
I _{DD_12}	I _{DDA} + I _{DDD} current consumption, 12 bit ^[48]	192 ksps, unbuffered	_	_	1.95	mA
I _{BUFF}	Buffer current consumption ^[48]		_	_	2.5	mA

Notes

Document Number: 001-53304 Rev. *Y Page 91 of 137

^{48.} Based on device characterization (Not production tested).
49. By using switched capacitors at the ADC input an effective input resistance is created. Holding the gain and number of bits constant, the resistance is proportional to the inverse of the clock frequency. This value is calculated, not measured. For more information see the Technical Reference Manual.

^{50.} Recommend an external reference device with an output impedance <100 Ω, for example, the LM185/285/385 family. A 1-μF capacitor is recommended. For more information, see AN61290 - PSoC® 3 and PSoC 5LP Hardware Design Considerations.



11.5.3 Voltage Reference

Table 11-24. Voltage Reference Specifications

See also ADC external reference specifications in Section 11.5.2.

Parameter	Description	Conditions	Min	Тур	Max	Units
V_{REF}	Precision reference voltage	Initial trimming, 25 °C	1.014	1.024	1.034	V
			(-1%)		(+1%)	

11.5.4 Analog Globals

Table 11-25. Analog Globals Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Rppag	Resistance pin-to-pin through P2[4], AGL0, DSM INP, AGL1, P2[5] ^[52]	V _{DDA} = 3 V	_	1472	2200	Ω
Rppmuxbus	Resistance pin-to-pin through P2[3], amuxbusL, P2[4] ^[52]	V _{DDA} = 3 V	_	706	1100	Ω

11.5.5 Comparator

Table 11-26. Comparator DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Input offset voltage in fast mode	Factory trim, $V_{DDA} > 2.7 \text{ V}$, $V_{IN} \ge 0.5 \text{ V}$	-		10	mV
	Input offset voltage in slow mode	Factory trim, Vin ≥ 0.5 V	_		9	mV
Vos	Input offset voltage in fast mode ^[53]	Custom trim	-	-	4	mV
	Input offset voltage in slow mode ^[53]	Custom trim	_	_	4	mV
	Input offset voltage in ultra low-power mode	V _{DDA} ≤ 4.6 V	-	±12	_	mV
V _{HYST}	Hysteresis	Hysteresis enable mode	_	10	32	mV
V _{ICM}	Input common mode voltage	High current / fast mode	V _{SSA}	_	V_{DDA}	V
		Low current / slow mode	V_{SSA}	-	V_{DDA}	V
		Ultra low power mode V _{DDA} ≤ 4.6 V	V _{SSA}	_	V _{DDA} – 1.15	
CMRR	Common mode rejection ratio		-	50	_	dB
I _{CMP}	High current mode/fast mode ^[54]		-	-	400	μA
	Low current mode/slow mode ^[54]		_	-	100	μA
	Ultra low-power mode ^[54]	V _{DDA} ≤ 4.6 V	_	6	_	μΑ

Table 11-27. Comparator AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time, high current mode ^[54]	50 mV overdrive, measured pin-to-pin	-	75	110	ns
T _{RESP}	Response time, low current mode ^[54]	50 mV overdrive, measured pin-to-pin	_	155	200	ns
	Response time, ultra low-power mode ^[54]	50 mV overdrive, measured pin-to-pin, V _{DDA} ≤ 4.6 V	ı	55	1	μs

Notes

Document Number: 001-53304 Rev. *Y Page 93 of 137

^{52.} The resistance of the analog global and analog mux bus is high if V_{DDA} \leq 2.7 V, and the chip is in either sleep or hibernate mode. Use of analog global and analog mux bus under these conditions is not recommended.

^{53.} The recommended procedure for using a custom trim value for the on-chip comparators can be found in the TRM.

^{54.} Based on device characterization (Not production tested).



11.5.6 Current Digital-to-analog Converter (IDAC)

All specifications are based on use of the low-resistance IDAC output pins (see Pin Descriptions on page 11 for details). See the IDAC component data sheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, all charts and graphs show typical values.

Table 11-28. IDAC DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Resolution		_	_	8	bits
I _{OUT}	Output current at code = 255	Range = 2.04 mA, code = 255, $V_{DDA} \ge 2.7$ V, Rload = 600 Ω	-	2.04	-	mA
		Range = 2.04 mA, high speed mode, code = 255, $V_{DDA} \le 2.7$ V, Rload = 300 Ω	_	2.04	-	mA
		Range = 255 μ A, code = 255, Rload = 600 Ω	_	255	-	μΑ
		Range = 31.875 μ A, code = 255, Rload = 600 Ω	_	31.875	-	μΑ
	Monotonicity		_	_	Yes	
Ezs	Zero scale error		_	0	±1	LSB
Eg	Gain error	Range = 2.04 mA, 25 °C	_	_	±2.5	%
		Range = 255 μA, 25 ° C	_	_	±2.5	%
		Range = 31.875 μA, 25 ° C	_	_	±3.5	%
TC_Eg	Temperature coefficient of gain error	Range = 2.04 mA	_	_	0.04	% / °C
		Range = 255 μA	_	_	0.04	% / °C
		Range = 31.875 μA	_	_	0.05	% / °C
INL	Integral nonlinearity	Sink mode, range = 255 μ A, Codes 8 – 255, Rload = 2.4 $k\Omega$, Cload = 15 pF	-	±0.9	±1	LSB
		Source mode, range = 255 μ A, Codes 8 – 255, Rload = 2.4 $k\Omega$, Cload = 15 pF	-	±1.2	±1.6	LSB
DNL	Differential nonlinearity	Sink mode, range = 255 μA, Rload = 2.4 kΩ, Cload = 15 pF	_	±0.3	±1	LSB
		Source mode, range = 255 μ A, Rload = 2.4 $k\Omega$, Cload = 15 pF	_	±0.3	±1	LSB
Vcompliance	Dropout voltage, source or sink mode	Voltage headroom at max current, R_{LOAD} to V_{DDA} or R_{LOAD} to V_{SSA} , V_{DIFF} from V_{DDA}	1	-	-	V

Document Number: 001-53304 Rev. *Y Page 94 of 137



Table 11-28. IDAC DC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
I _{DD}	Operating current, code = 0	Low speed mode, source mode, range = 31.875 µA	_	44	100	μΑ
		Low speed mode, source mode, range = 255 µA,	_	33	100	μΑ
		Low speed mode, source mode, range = 2.04 mA	-	33	100	μΑ
		Low speed mode, sink mode, range = 31.875 µA	-	36	100	μΑ
		Low speed mode, sink mode, range = 255 µA	-	33	100	μΑ
		Low speed mode, sink mode, range = 2.04 mA	-	33	100	μΑ
		High speed mode, source mode, range = 31.875 μA	-	310	500	μΑ
		High speed mode, source mode, range = 255 μA	-	305	500	μΑ
		High speed mode, source mode, range = 2.04 mA	-	305	500	μΑ
		High speed mode, sink mode, range = 31.875 μA	-	310	500	μΑ
		High speed mode, sink mode, range = 255 μA	_	300	500	μΑ
		High speed mode, sink mode, range = 2.04 mA	_	300	500	μΑ

Figure 11-34. IDAC INL vs Input Code, Range = 255 μ A, Source Mode





Figure 11-35. IDAC INL vs Input Code, Range = 255 μ A, Sink Mode





11.6 Digital Peripherals

Specifications are valid for $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ and $T_{J} \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.6.1 Timer

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the Timer component data sheet in PSoC Creator.

Table 11-41. Timer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	•	16-bit timer, at listed input clock frequency	_	_	-	μΑ
	3 MHz		_	15	-	μA
	12 MHz		_	60	_	μA
	50 MHz		_	260	_	μA

Table 11-42. Timer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	_	50.01	MHz
	Capture pulse width (Internal)		21	-	-	ns
	Capture pulse width (external)		42	-	-	ns
	Timer resolution		21	_	-	ns
	Enable pulse width		21	-	-	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	_	-	ns
	Reset pulse width (external)		42	_	-	ns

11.6.2 Counter

The following specifications apply to the Timer/Counter/PWM peripheral, in counter mode. Counters can also be implemented in UDBs; for more information, see the Counter component data sheet in PSoC Creator.

Table 11-43. Counter DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
		16-bit counter, at listed input clock frequency	ı	_	_	μΑ
	3 MHz		_	15	_	μA
	12 MHz		_	60	_	μA
	50 MHz		_	260	_	μA

Table 11-44. Counter AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	_	50.01	MHz
	Capture pulse		21	_	_	ns
	Resolution		21	_	_	ns
	Pulse width		21	_	_	ns
	Pulse width (external)		42			ns
	Enable pulse width		21	_	_	ns
	Enable pulse width (external)		42	_	_	ns
	Reset pulse width		21	_	_	ns
	Reset pulse width (external)		42	_	_	ns

Document Number: 001-53304 Rev. *Y Page 105 of 137



11.6.3 Pulse Width Modulation

The following specifications apply to the Timer/Counter/PWM peripheral, in PWM mode. PWM components can also be implemented in UDBs; for more information, see the PWM component data sheet in PSoC Creator.

Table 11-45. PWM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit PWM, at listed input clock frequency	-	_	_	μA
	3 MHz		-	15	_	μA
	12 MHz		-	60	-	μA
	50 MHz		-	260	-	μA

Table 11-46. Pulse Width Modulation (PWM) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	_	50.01	MHz
	Pulse width		21	_	-	ns
	Pulse width (external)		42	_	_	ns
	Kill pulse width		21	_	_	ns
	Kill pulse width (external)		42			ns
	Enable pulse width		21	_	_	ns
	Enable pulse width (external)		42	_	_	ns
	Reset pulse width		21	_	_	ns
	Reset pulse width (external)		42	_	_	ns

11.6.4 PC

Table 11-47. Fixed I²C DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	_	_	250	μA
		Enabled, configured for 400 kbps	_	_	260	μA
		Wake from sleep mode	_	_	30	μA

Table 11-48. Fixed I²C AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate		_	_	1	Mbps

11.6.5 Controller Area Network

Table 11-49. CAN DC Specifications[57

Parameter	Description	Conditions	Min	Тур	Max	Units
I_{DD}	Block current consumption		_	ı	200	μΑ

Table 11-50. CAN AC Specifications^[57]

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate	Minimum 8 MHz clock	1	1	1	Mbit

Note

57. Refer to ISO 11898 specification for details.

Document Number: 001-53304 Rev. *Y Page 106 of 137



11.8 PSoC System Resources

Specifications are valid for $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ and $T_{J} \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.8.1 POR with Brown Out

For brown out detect in regulated mode, V_{DDD} and V_{DDA} must be ≥ 2.0 V. Brown out detect is not available in externally regulated mode.

Table 11-65. Precise Low-Voltage Reset (PRES) with Brown Out DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRESR	Rising trip voltage	Factory trim	1.64	_	1.68	V
PRESF	Falling trip voltage		1.62	_	1.66	V

Table 11-66. Power-on Reset (POR) with Brown Out AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRES_TR	Response time		-	_	0.5	μs
	V _{DDD} /V _{DDA} droop rate	Sleep mode	-	5	-	V/sec

11.8.2 Voltage Monitors

Table 11-67. Voltage Monitors DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units	
LVI	Trip voltage						
	LVI_A/D_SEL[3:0] = 0000b		1.68	1.73	1.77	V	
	LVI_A/D_SEL[3:0] = 0001b		1.89	1.95	2.01	V	
	LVI_A/D_SEL[3:0] = 0010b		2.14	2.20	2.27	V	
	LVI_A/D_SEL[3:0] = 0011b		2.38	2.45	2.53	V	
	LVI_A/D_SEL[3:0] = 0100b		2.62	2.71	2.79	V	
	LVI_A/D_SEL[3:0] = 0101b		2.87	2.95	3.04	V	
	LVI_A/D_SEL[3:0] = 0110b		3.11	3.21	3.31	V	
	LVI_A/D_SEL[3:0] = 0111b		3.35	3.46	3.56	V	
	LVI_A/D_SEL[3:0] = 1000b		3.59	3.70	3.81	V	
	LVI_A/D_SEL[3:0] = 1001b		3.84	3.95	4.07	V	
	LVI_A/D_SEL[3:0] = 1010b		4.08	4.20	4.33	V	
	LVI_A/D_SEL[3:0] = 1011b		4.32	4.45	4.59	V	
	LVI_A/D_SEL[3:0] = 1100b		4.56	4.70	4.84	V	
	LVI_A/D_SEL[3:0] = 1101b		4.83	4.98	5.13	V	
	LVI_A/D_SEL[3:0] = 1110b		5.05	5.21	5.37	V	
	LVI_A/D_SEL[3:0] = 1111b		5.30	5.47	5.63	V	
HVI	Trip voltage		5.57	5.75	5.92	V	

Table 11-68. Voltage Monitors AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time ^[68]		_	_	1	μs

Note

68. Based on device characterization (Not production tested).

Document Number: 001-53304 Rev. *Y Page 114 of 137



13. Packaging

Table 13-1. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25.00	85	°C
T _J	Operating junction temperature		-40	_	100	°C
T_{JA}	Package θ _{JA} (48-pin SSOP)		-	49	_	°C/Watt
T_{JA}	Package θ _{JA} (48-pin QFN)		_	14	_	°C/Watt
T_{JA}	Package θ _{JA} (68-pin QFN)		_	15	_	°C/Watt
T_{JA}	Package θ _{JA} (100-pin TQFP)		_	34	_	°C/Watt
T_{JC}	Package θ _{JC} (48-pin SSOP)		_	24	_	°C/Watt
T_{JC}	Package θ _{JC} (48-pin QFN)		_	15	_	°C/Watt
T_{JC}	Package θ _{JC} (68-pin QFN)		-	13	_	°C/Watt
T_JC	Package θ _{JC} (100-pin TQFP)		_	10	_	°C/Watt

Table 13-2. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
68-pin QFN	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds

Table 13-3. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
48-pin SSOP	MSL 3
48-pin QFN	MSL 3
68-pin QFN	MSL 3
100-pin TQFP	MSL 3

Document Number: 001-53304 Rev. *Y Page 123 of 137

Revision	ECN	Submission Date	Orig. of Change	Description of Change
*P	3732521	09/03/2012	MKEA	Replaced I _{DDDR} and I _{DDAR} specs in Table 11-2, "DC Specifications," on page 71 that were dropped out in *N revision. Updated Table 11-32, "Mixer DC Specifications," on page 102, V _{OS} Max value from 10 to 15. Updated Table 11-21, "12-bit Delta-sigma ADC DC Specifications," on page 91, I _{DD 12} Max value from 1.4 to 1.95 mA Replaced PSoC® 3 Programming AN62391 with TRM in footnote #59 and Section Table 9., "Programming, Debug Interfaces, Resources," on page 65 Removed Figure 11-8 (Efficiency vs Vout) Removed 62-MHz sub-row in Table 11-2, "DC Specifications," on page 71 Updated Table 11-19, "Opamp DC Specifications," on page 88, I _{DD} Quiescent current row values from 200 and 270 to 250 and 400 respectively. Updated conditions for Storage Temperature in Table 11-1, "Absolute Maximum Ratings DC Specifications[18]," on page 70 Updated conditions and min values for NVL data retention time in Table 11-58, "NVL AC Specifications," on page 109. Updated Table 11-75, "ILO DC Specifications," on page 118. Removed following pruned parts from "Ordering Information" section on page 121. CY8C3444AXI-116 CY8C34446AXI-105 CY8C3446AVI-095 CY8C3446PVI-091 CY8C3446PVI-091 CY8C3446PVI-091 CY8C3446PVI-102 Updated PSoC 3 boost circuit value throughout the document.
				Updated package diagram 51-85061 to *F revision.
*Q	3922905	03/06/2013	MKEA	Updated I _{DD_XX} parameters under Table 11-21, "12-bit Delta-sigma ADC DC Specifications," on page 91. Updated I ² C section and updated GPIO and SIO DC specification tables.
*R	4064707	07/18/2013	MKEA	Added USB test ID in Features. Updated schematic in Section 2. Added paragraph for device reset warning in Section 5.4. Added NVL bit for DEBUG_EN in Section 5.5. Updated UDB PLD array diagram in Section 7.2.1. Changed Tstartup specs in Section 11.2.1. Changed GPIO rise and fall time specs in Section 11.4. Added Opamp IIB spec in Section 11.5.1. Added IMO spec condition: pre-assembly in Section 11.9.1. Added Appendix for CSP package (preliminary)
*S	4118845	09/10/2013	MKEA	Removed T _{STG} spec and added note clarifying the maximum storage temperature range in Table 11-1. Updated Vos spec conditions and TCVos in Table 11-21. Updated 100-TQFP package diagram.
*T	4188568	11/14/2013	MKEA	Updated delta-sigma Vos spec conditions. Added SIO Comparator specifications.
*U	4385782	05/21/2014	MKEA	Updated General Description and Features. Added More Information and PSoC Creator sections. Updated 100-pin TQFP package diagram.

18. Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-53304 Rev. *Y Revised June 27, 2016 Page 137 of 137