



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3446axi-105

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

2. Pinouts	6
3. Pin Descriptions	11
4. CPU	12
4.1 8051 CPU	12
4.2 Addressing Modes	12
4.3 Instruction Set	13
4.4 DMA and PHUB	17
4.5 Interrupt Controller	18
5. Memory	22
5.1 Static RAM	22
5.2 Flash Program Memory	22
5.3 Flash Security	22
5.4 EEPROM	22
5.5 Nonvolatile Latches (NVLS)	23
5.7 Memory Man	24 25
C Overteen late enotion	
6. System Integration	27
6.2 Power System	27 30
6.3 Reset	30
6.4 I/O System and Routing	36
7 Digital Subsystem	13
7 1 Example Peripherals	43 43
7.2 Universal Digital Block	45
7.3 UDB Array Description	48
7.4 DSI Routing Interface Description	49
7.5 CAN	50
7.6 USB	52
7.7 Timers, Counters, and PWMs	53
7.8 I ² C	54
8. Analog Subsystem	56
8.1 Analog Routing	57
8.2 Delta-sigma ADC	59
8.3 Comparators	60
8.4 Opamps	61
8.5 Programmable SC/CT Blocks	61
ö.ö LGD DIFECT DFIVE	63
0.7 Udputtise	04 م
8 9 DAC	+0 6/
8 10 Up/Down Mixer	
8.11 Sample and Hold	65

9. Programming, Debug Interfaces, Resources 65 9.1 JTAG Interface 66 9.2 Serial Wire Debug Interface 67 9.3 Debug Features 68 9.4 Trace Features 68 9.5 Single Wire Viewer Interface 68 9.6 Programming Features 68 9.7 Device Security 68
10. Development Support 69 10.1 Documentation 69 10.2 Online 69 10.3 Tools 69
11. Electrical Specifications 70 11.1 Absolute Maximum Ratings 70 11.2 Device Level Specifications 71 11.3 Power Regulators 75 11.4 Inputs and Outputs 79 11.5 Analog Peripherals 88 11.6 Digital Peripherals 105 11.7 Memory 108 11.8 PSoC System Resources 114 11.9 Clocking 117 12. Ordering Information 121 12.1 Part Numbering Conventions 122
13. Packaging 123
14. Acronyms 126
15. Reference Documents 127
16. Document Conventions 128 16.1 Units of Measure 128
17. Revision History129
18. Sales, Solutions, and Legal Information 137 Worldwide Sales and Design Support. 137 Products 137 PSoC® Solutions 137 Cypress Developer Community. 137 Technical Support 137



Figure 2-7 and Figure 2-8 on page 11 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a two-layer board.

- The two pins labeled VDDD must be connected together.
- The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-7 and Power System on page 30. The trace between the two VCCD pins should be as short as possible.
- The two pins labeled VSSD must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note AN57821 - Mixed Signal Circuit Board Layout Considerations for PSoC® 3 and PSoC 5.

Figure 2-7. Example Schematic for 100-pin TQFP Part With Power Connections



Note The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-8 on page 11.

For more information on pad layout, refer to http://www.cypress.com/cad-resources/psoc-3-cad-libraries.



6.4.19 JTAG Boundary Scan

The device supports standard JTAG boundary scan chains on all I/O pins for board level test.

7. Digital Subsystem

The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing a high level of design flexibility and IP security.

The features of the digital programmable system are outlined here to provide an overview of capabilities and architecture. You do not need to interact directly with the programmable digital system at the hardware and register level. PSoC Creator provides a high level schematic capture graphical interface to automatically place and route resources similar to PLDs.

The main components of the digital programmable system are:

- Universal Digital Blocks (UDB) These form the core functionality of the digital programmable system. UDBs are a collection of uncommitted logic (PLD) and structural logic (Datapath) optimized to create all common embedded peripherals and customized functionality that are application or design specific.
- Universal Digital Block Array UDB blocks are arrayed within a matrix of programmable interconnect. The UDB array structure is homogeneous and allows for flexible mapping of digital functions onto the array. The array supports extensive and flexible routing interconnects between UDBs and the Digital System Interconnect.
- Digital System Interconnect (DSI) Digital signals from Universal Digital Blocks (UDBs), fixed function peripherals, I/O pins, interrupts, DMA, and other system core signals are attached to the Digital System Interconnect to implement full featured device connectivity. The DSI allows any digital function to any pin or other feature routability when used with the Universal Digital Block Array.

Figure 7-1. CY8C34 Digital Programmable Architecture



7.1 Example Peripherals

The flexibility of the CY8C34 family's Universal Digital Blocks (UDBs) and Analog Blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown in the PSoC Creator component catalog, however, users may also create their own custom components using PSoC Creator. Using PSoC Creator, users may also create their own components for reuse within their organization, for example sensor interfaces, proprietary algorithms, and display interfaces.

The number of components available through PSoC Creator is too numerous to list in the data sheet, and the list is always growing. An example of a component available for use in CY8C34 family, but, not explicitly called out in this data sheet is the UART component.

7.1.1 Example Digital Components

The following is a sample of the digital components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Communications
 - □ I²C
 - u UART
 - 🛛 SPI
- Functions
 - D EMIF
 - □ PWMs
 - □ Timers
 - Counters
- Logic
 - □ NOT
 - ם OR
 - □ XOR
 - AND

7.1.2 Example Analog Components

The following is a sample of the analog components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Amplifiers
- 🗆 TIA
- ם PGA
- □ opamp
- ADC
- Delta-Sigma
- DACs
- Current
- □ Voltage
- Comparators
- Mixers





7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (UDBs, SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD Drive
- LCD Control

7.1.4 Designing with PSoC Creator

7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, DACs, and filters, and communication protocols, such as I²C, USB, and CAN. See Example Peripherals on page 43 for more details about available peripherals. All content is fully characterized and carefully documented in data sheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM[®] Limited, Keil[™], and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView[™] compiler.

7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.



- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register

Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.

7.2.2.5 Built in CRC/PRS

The datapath has built in support for single cycle Cyclic Redundancy Check (CRC) computation and Pseudo Random Sequence (PRS) generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be use to extend the function into neighboring UDBs.

7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.



Figure 7-5. Example FIFO Configurations

7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.

7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

Figure 7-6. Status and Control Registers





The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a "compare true" condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.

7.2.3.2 Clock Generation

Each subcomponent block of a UDB including the two PLDs, the datapath, and Status and Control, has a clock selection and control block. This promotes a fine granularity with respect to allocating clocking resources to UDB component blocks and allows unused UDB resources to be used by other functions for maximum system efficiency.

7.3 UDB Array Description

Figure 7-7 shows an example of a 16 UDB array. In addition to the array core, there are a DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown include the system interfaces for bus and clock distribution. The UDB array includes multiple horizontal and vertical routing channels each comprised of 96 wires. The wire connections to UDBs, at horizontal/vertical intersection and at the DSI interface are highly permutable providing efficient automatic routing in PSoC Creator. Additionally the routing allows wire by wire segmentation along the vertical and horizontal routing to further increase routing flexibility and capability.



Figure 7-7. Digital System Interface Structure

System Connections

7.3.1 UDB Array Programmable Resources

Figure 7-8 shows an example of how functions are mapped into a bank of 16 UDBs. The primary programmable resources of the UDB are two PLDs, one datapath and one status/control register. These resources are allocated independently, because they have independently selectable clocks, and therefore unused blocks are allocated to other unrelated functions.

An example of this is the 8-bit Timer in the upper left corner of the array. This function only requires one datapath in the UDB, and therefore the PLD resources may be allocated to another function. A function such as a Quadrature Decoder may require more PLD logic than one UDB can supply and in this case can utilize the unused PLD blocks in the 8-bit Timer UDB. Programmable resources in the UDB array are generally homogeneous so functions can be mapped to arbitrary boundaries in the array.



8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

- Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.
- High resolution Delta-Sigma ADC.
- Two 8-bit DACs that provide either voltage or current output.

- Four comparators with optional connection to configurable LUT outputs.
- Two configurable switched capacitor/continuous time (SC/CT) blocks for functions that include opamp, unity gain buffer, programmable gain amplifier, transimpedance amplifier, and mixer.
- Two opamps for internal use and connection to GPIO that can be used as high current output buffers.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.



Figure 8-1. Analog Subsystem Block Diagram



The TIA configuration is used for applications where an external sensor's output is current as a function of some type of stimulus such as temperature, light, magnetic flux etc. In a common application, the voltage DAC output can be connected to the V_{REF} TIA input to allow calibration of the external sensor bias current by adjusting the voltage DAC output voltage.

8.6 LCD Direct Drive

The PSoC Liquid Crystal Display (LCD) driver system is a highly configurable peripheral designed to allow PSoC to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C34 family LCD driver system can drive a maximum of 736 segments. The PSoC LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.

PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low-power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels
- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane × 46 front plane)
- Up to 64 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization



8.6.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

8.6.2 Display Data Flow

The LCD segment driver system reads display data and generates the proper output voltages to the LCD glass to produce the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

8.6.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

8.6.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.



9.1 JTAG Interface

The IEEE 1149.1 compliant JTAG interface exists on four or five pins (the nTRST pin is optional). The JTAG interface is used for programming the flash memory, debugging, I/O scan chains, and JTAG device chaining.

PSoC 3 has certain timing requirements to be met for entering programming mode through the JTAG interface. Due to these timing requirements, not all standard JTAG programmers, or standard JTAG file formats such as SVF or STAPL, can support

PSoC 3 programming. The list of programmers that support PSoC 3 programming is available at http://www.cypress.com/go/programming.

The JTAG clock frequency can be up to 14 MHz, or 1/3 of the CPU clock frequency for 8 and 16-bit transfers, or 1/5 of the CPU clock frequency for 32-bit transfers. By default, the JTAG pins are enabled on new devices but the JTAG interface can be disabled, allowing these pins to be used as GPIO instead.

Figure 9-1. JTAG Interface Connections between PSoC 3 and Programmer



- The voltage levels of Host Programmer and the PSoC 3 voltage domains involved in Programming should be same. The Port 1 JTAG pins, XRES pin (XRES_N or P1[2]) are powered by V_{DDI01}. So, V_{DDI01} of PSoC 3 should be at same voltage level as host V_{DD}. Rest of PSoC 3 voltage domains (V_{DDD}, V_{DDA}, V_{DDI00}, V_{DDI02}, V_{DDI03}) need not be at the same voltage level as host Programmer.
- ² Vdda must be greater than or equal to all other power supplies (Vddd, Vddio's) in PSoC 3.
- ³ For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power (Vddd, Vdda, All Vddio's) to PSoC 3. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable, VDDA must be greater than or equal to all other supplies.
- ⁴ For JTAG Programming, Device reset can also be done without connecting to the XRES pin or Power cycle mode by using the TMS,TCK,TDI, TDO pins of PSoC 3, and writing to a specific register. But this requires that the DPS setting in NVL is not equal to "Debug Ports Disabled".
- ⁵ By default, PSoC 3 is configured for 4-wire JTAG mode unless user changes the DPS setting. So the TMS pin is unidirectional. But if the DPS setting is changed to non-JTAG mode, the TMS pin in JTAG is bi-directional as the SWD Protocol has to be used for acquiring the PSoC 3 device initially. After switching from SWD to JTAG mode, the TMS pin will be uni-directional. In such a case, unidirectional buffer should not be used on TMS line.
- ⁶ nTRST JTAG pin (P1[5]) cannot be used to reset the JTAG TAP controller during first time programming of PSoC 3 as the default setting is 4-wire JTAG (nTRST disabled). Use the TMS, TCK pins to do a reset of JTAG TAP controller.
- If XRES pin is used by host, P1[2] will be configured as XRES by default only for 48-pin devices (without dedicated XRES pin). For devices with dedicated XRES pin, P1[2] is GPIO pin by default. So use P1[2] as Reset pin only for 48-pin devices, but use dedicated XRES pin for rest of devices.



11. Electrical Specifications

Specifications are valid for -40 $^{\circ}C \le T_A \le 85 ^{\circ}C$ and $T_J \le 100 ^{\circ}C$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component data sheets for full AC/DC specifications of individual functions. See the "Example Peripherals" section on page 43 for further explanation of PSoC Creator components.

11.1 Absolute Maximum Ratings

	Table 11-1.	Absolute Maximum	Ratings DC S	pecifications ^[18]
--	-------------	-------------------------	--------------	-------------------------------

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{DDA}	Analog supply voltage relative to V _{SSA}		-0.5	_	6	V
V _{DDD}	Digital supply voltage relative to V_{SSD}		-0.5	_	6	V
V _{DDIO}	I/O supply voltage relative to V_{SSD}		-0.5	-	6	V
V _{CCA}	Direct analog core voltage input		-0.5	-	1.95	V
V _{CCD}	Direct digital core voltage input		-0.5	-	1.95	V
V _{SSA}	Analog ground voltage		V _{SSD} –0.5	_	V _{SSD} + 0.5	V
V _{GPIO} ^[19]	DC input voltage on GPIO	Includes signals sourced by V_{DDA} and routed internal to the pin	V _{SSD} –0.5	_	V _{DDIO} + 0.5	V
V _{SIO}	DC input voltage on SIO	Output disabled	V _{SSD} –0.5	-	7	V
		Output enabled	V _{SSD} –0.5	-	6	V
V _{IND}	Voltage at boost converter input		0.5	-	5.5	V
V _{BAT}	Boost converter supply		V _{SSD} –0.5	-	5.5	V
I _{VDDIO}	Current per V _{DDIO} supply pin		-	-	100	mA
I _{GPIO}	GPIO current		-30	-	41	mA
I _{SIO}	SIO current		-49	-	28	mA
IUSBIO	USBIO current		-56	-	59	mA
V _{EXTREF}	ADC external reference inputs	Pins P0[3], P3[2]	-	-	2	V
LU	Latch up current ^[20]		-140	-	140	mA
ESD	Electrostatic discharge voltage,	V _{SSA} tied to V _{SSD}	2200	-	_	V
	Human body model	V_{SSA} not tied to V_{SSD}	750	-	-	V
ESD _{CDM}	Electrostatic discharge voltage, Charge device model		500	_	-	V

Notes

^{18.} Usage above the absolute maximum conditions listed in Table 11-1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification. 19. The V_{DDIO} supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin \leq V_{DDIO} \leq V_{DD}



Figure 11-50. VDAC INL vs Temperature, 1 V Mode



Figure 11-52. VDAC Full Scale Error vs Temperature, 1 V Mode



Figure 11-54. VDAC Operating Current vs Temperature, 1V Mode, Low speed mode



Figure 11-51. VDAC DNL vs Temperature, 1 V Mode



Figure 11-53. VDAC Full Scale Error vs Temperature, 4 V Mode



Figure 11-55. VDAC Operating Current vs Temperature, 1 V Mode, High speed mode





11.5.8 Mixer

The mixer is created using a SC/CT analog block; see the Mixer component data sheet in PSoC Creator for full electrical specifications and APIs.

Table 11-32. Mixer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OS}	Input offset voltage		-	-	15	mV
	Quiescent current		-	0.9	2	mA
G	Gain		-	0	-	dB

Table 11-33. Mixer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
f _{LO}	Local oscillator frequency	Down mixer mode	_	-	4	MHz
f _{in}	Input signal frequency	Down mixer mode	_	-	14	MHz
f _{LO}	Local oscillator frequency	Up mixer mode	-	-	1	MHz
f _{in}	Input signal frequency	Up mixer mode	_	-	1	MHz
SR	Slew rate		3	-	_	V/µs

11.5.9 Transimpedance Amplifier

The TIA is created using a SC/CT analog block; see the TIA component data sheet in PSoC Creator for full electrical specifications and APIs.

Table 11-34. Transimpedance Amplifier (TIA) DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{IOFF}	Input offset voltage		-	-	10	mV
Rconv	Conversion resistance ^[56]	R = 20K; 40 pF load	-25	-	+35	%
		R = 30K; 40 pF load	-25	-	+35	%
		R = 40K; 40 pF load	-25	-	+35	%
		R = 80K; 40 pF load	-25	-	+35	%
		R = 120K; 40 pF load	-25	-	+35	%
		R = 250K; 40 pF load	-25	-	+35	%
		R= 500K; 40 pF load	-25	-	+35	%
		R = 1M; 40 pF load	-25	-	+35	%
	Quiescent current		_	1.1	2	mA

Table 11-35. Transimpedance Amplifier (TIA) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
BW	Input bandwidth (–3 dB)	R = 20K; –40 pF load	1500	-	-	kHz
		R = 120K;	240	-	-	kHz
		R = 1M; –40 pF load	25	-	_	kHz

Note

^{56.} Conversion resistance values are not calibrated. Calibrated values and details about calibration are provided in PSoC Creator component data sheets. External precision resistors can also be used.



11.7.2 EEPROM

Table 11-55. EEPROM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage		1.71	-	5.5	V

Table 11-56. EEPROM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
T _{WRITE}	Single row erase/write cycle time		-	10	20	ms
	EEPROM data retention time, retention period measured from last erase cycle	Average ambient temp, $T_A \le 25$ °C, 1M erase/program cycles	20	-	-	years
		Average ambient temp, $T_A \le 55$ °C, 100 K erase/program cycles	20	-	_	
		Average ambient temp. $T_A \le 85$ °C, 10 K erase/program cycles	10	-	-	

11.7.3 Nonvolatile Latches (NVL))

Table 11-57. NVL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage	V _{DDD} pin	1.71	-	5.5	V

Table 11-58. NVL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	NVL endurance	Programmed at 25 °C	1K	Ι	Ι	program/ erase cycles
		Programmed at 0 °C to 70 °C	100	-	-	program/ erase cycles
	NVL data retention time	Average ambient temp. T _A ≤ 55 °C	20	-	_	years
		Average ambient temp. $T_A \le 85 \degree C$	10	_	_	years

11.7.4 SRAM

Table 11-59. SRAM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{SRAM}	SRAM retention voltage		1.2	-	_	V

Table 11-60. SRAM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F _{SRAM}	SRAM operating frequency		DC	1	50.01	MHz



11.7.5 External Memory Interface



Figure 11-64. Asynchronous Write and Read Cycle Timing, No Wait States

Table 11-61. Asynchronous Write and Read Timing Specifications	Fable 11-61.	Asynchronous	Write and Read	Timing	Specifications [[]	60]
--	--------------	--------------	----------------	--------	-----------------------------	-----

Parameter	Description	Conditions	Min	Тур	Max	Units
Fbus_clock	Bus clock frequency ^[61]		-	-	33	MHz
Tbus_clock	Bus clock period ^[62]		30.3	-	-	ns
Twr_Setup	Time from EM_data valid to rising edge of EM_WE and EM_CE		Tbus_clock – 10	_	_	ns
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE		5	-	-	ns
Trd_hold	Time that EM_data must be valid after rising edge of EM_OE		5	_	-	ns

Notes

- 60. Based on device characterization (Not production tested).

61. EMIF signal timings are limited by GPIO frequency limitations. See "GPIO" section on page 79.
62. EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.







Table 11-64. Synchronous Write Cycle Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Т	EMIF clock Period ^[67]	$V_{DDA} \ge 3.3 V$	30.3	-	-	ns
Tcp/2	EM_Clock pulse high		T/2	-	-	ns
Tceld	EM_CEn low to EM_Clock high		5	-	-	ns
Tcehd	EM_Clock high to EM_CEn high		T/2 – 5	-	-	ns
Taddrv	EM_Addr valid to EM_Clock high		5	-	-	ns
Taddriv	EM_Clock high to EM_Addr invalid		T/2 – 5	-	-	ns
Tweld	EM_WEn low to EM_Clock high		5	-	-	ns
Twehd	EM_Clock high to EM_WEn high		T/2 – 5	-	-	ns
Tds	Data valid before EM_Clock high		5	-	-	ns
Tdh	Data invalid after EM_Clock high		Т	-	-	ns
Tadscld	EM_ADSCn low to EM_Clock high		5	-	-	ns
Tadschd	EM_Clock high to EM_ADSCn high		T/2 – 5	_	-	ns



Figure 11-71. IMO Frequency Variation vs. Temperature





Figure 11-72. IMO Frequency Variation vs. V_{CC}

11.9.2 Internal Low-Speed Oscillator Table 11-75. ILO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating current ^[74]	F _{OUT} = 1 kHz	_	_	1.7	μA
I _{CC}		F _{OUT} = 33 kHz	_	-	2.6	μA
		F _{OUT} = 100 kHz	_	-	2.6	μA
	Leakage current ^[74]	Power down mode	_	-	15	nA

Table 11-76. ILO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Startup time, all frequencies	Turbo mode	-	_	2	ms
F _{ILO}	ILO frequencies					
	100 kHz		45	100	200	kHz
	1 kHz		0.5	1	2	kHz



13. Packaging

Table 13-1. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25.00	85	°C
TJ	Operating junction temperature		-40	-	100	°C
T _{JA}	Package θ_{JA} (48-pin SSOP)		-	49	-	°C/Watt
T _{JA}	Package θ_{JA} (48-pin QFN)		-	14	_	°C/Watt
T _{JA}	Package θ_{JA} (68-pin QFN)		-	15	-	°C/Watt
T _{JA}	Package θ_{JA} (100-pin TQFP)		-	34	-	°C/Watt
T _{JC}	Package θ_{JC} (48-pin SSOP)		-	24	-	°C/Watt
T _{JC}	Package θ_{JC} (48-pin QFN)		-	15	-	°C/Watt
T _{JC}	Package θ_{JC} (68-pin QFN)		-	13	-	°C/Watt
T _{JC}	Package θ_{JC} (100-pin TQFP)		-	10	_	°C/Watt

Table 13-2. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
68-pin QFN	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds

Table 13-3. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
48-pin SSOP	MSL 3
48-pin QFN	MSL 3
68-pin QFN	MSL 3
100-pin TQFP	MSL 3



Descripti Documen	Description Title: PSoC [®] 3: CY8C34 Family Datasheet Programmable System-on-Chip (PSoC [®]) (continued) Document Number: 001-53304					
Revision	ECN	Submission Date	Orig. of Change	Description of Change		
*M	3464258	12/14/2011	MKEA	Updated Analog Global specs Updated IDAC range Updated TIA section Modified VDDIO description in Section 3 Added note on Sleep and Hibernate modes in the Power Modes section Updated Boost Converter section Updated conditions for Inductive boost AC specs Added VDAC/IDAC noise graphs and specs Added pin capacitance specs for ECO pins Removed C _L from 32 kHz External Crystal DC Specs table. Added reference to AN54439 in Section 6.1.2.2 Deleted T_SWDO_hold row from the SWD Interface AC Specifications table Removed Pin 46 connections in "Example Schematic for 100-pin TQFP Part with Power Connections" Updated Active Mode IDD description in Table 11-2. Added I _{DDDR} and I _{DDAR} specs in Table 11-2. Replaced "total device program time" with T _{PROG} in Flash AC specs table. Added I _{GPIO} , I _{SIO} and I _{USBIO} specs in Absolute Maximum Ratings Added conditions to I _{CC} spec in 32 kHz External Crystal DC Specs table. Updated TCV _{OS} value Removed Boost Efficiency vs V _{OUT} graph Updated min value of GPIO input edge rate Removed 3.4 Mbps in UDBs from I2C section Updated USBIO Block diagram; added USBIO drive mode description Updated VSIO Block diagram Changed max IMO startup time to 12 µs Added note for I _{IL} spec in USBIO DC specs table Updated GPIO Block diagram Updated Voltage reference specs Added text explaining power supply ramp up in Section 11-4.		



Description Title: PSoC [®] 3: CY8C34 Family Datasheet Programmable System-on-Chip (PSoC [®]) (continued) Document Number: 001-53304					
Revision	ECN	Submission Date	Orig. of Change	Description of Change	
*N	3645908	06/14/2012	MKEA	Added paragraph clarifying that to achieve low hibernate current, you must limit the frequency of IO input signals. Revised description of IPOR and clarified PRES term. Changed footnote to state that all GPIO input voltages - not just analog voltages - must be less than Vddio. Updated 100-TOFP package drawing Clarified description of opamp lout spec Changed "compliant with 12C" to "compatible with 12C" Updated 48-QFN package drawing Changed reset status register description text to clarify that not all reset sources are in the register Updated example PCB layout figure Removed text stating that FTW is a wakeup source Changed supply ramp rate spec from 1 V/ns to 0.066 V/µs Added "based on char" footnote to voltage monitors response time spec Changed analog global spec descriptions and values Added spec for ESDhbm for when Vssa and Vssd are separate Added a statement about support for JTAG programmers and file formats Changed text and added figures describing Vddio source and sink Added a statement about support for JTAG programmers and file formats. Changed text and added figures describing Vddio source and sink Added text describing flash cache, and updated related text Changed text and added figures describing Vddio source and sink Added text on adjustability of buzz frequency Updated terminology for "master" and "system" clock Deleted the text "debug operations are possible while the device is reset" Deleted and updated text regarding SIO performance under certain power ramp conditions Removed from boost mention of 22 µH inductors. This included deleting some graph figures. Changed DAC high and low speed/power mode descriptions and conditions Changed DAC high and low speed/power mode descriptions and conditions Changed DAC high and low speed/power mode, for multiple voltage, temperature and usage conditions Added text describing SIO modes for overvoltage tolerance Added text describing SIO modes for overvoltage tolerance Added text describing SIO modes for overvoltage tolerance Added chip Idd specs for active	
*0	3648803	06/18/2012	WKA/ MKEA	No changes. EROS update.	



18. Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other sont, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-53304 Rev. *Y

ARM is a registered trademark, and Keil, and RealView are trademarks, of ARM Limited.