

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 24MHz |
| Connectivity | UART/USART |
| Peripherals | WDT |
| Number of I/O | 32 |
| Program Memory Size | 20KB (20K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.6x16.6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/at89c55wd-24jc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin Configurations



AT89C55WD

2



Pin Description

VCC Supply voltage.

GND Ground.

Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

Port 1Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can
sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being
pulled low will source current (I_L) because of the internal pull-ups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

| Port Pin | Alternate Functions |
|----------|---|
| P1.0 | T2 (external count input to Timer/Counter 2), clock-out |
| P1.1 | T2EX (Timer/Counter 2 capture/reload trigger and direction control) |

Port 2Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can
sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being
pulled low will source current (I_{IL}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can
sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the
internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being
pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89C55WD, as shown in the following table.

| Port Pin | Alternate Functions |
|----------|--|
| P3.0 | RXD (serial input port) |
| P3.1 | TXD (serial output port) |
| P3.2 | INTO (external interrupt 0) |
| P3.3 | INT1 (external interrupt 1) |
| P3.4 | T0 (timer 0 external input) |
| P3.5 | T1 (timer 1 external input) |
| P3.6 | WR (external data memory write strobe) |
| P3.7 | RD (external data memory read strobe) |

RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DIS-RTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/PROG Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN Program Store Enable is the read strobe to external program memory.

When the AT89C55WD is executing code from external program memory, **PSEN** is activated twice each machine cycle, except that two **PSEN** activations are skipped during each access to external data memory.

EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

 \overline{EA} should be strapped to V_{CC} for internal program executions.

This pin also receives the 12V programming enable voltage (V_{PP}) during Flash programming.

XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting oscillator amplifier.





Table 4. AUXR1: Auxiliary Register 1

| AUXR1 | Address | Address = A2H Reset Value = XXXXXX0B | | | | | | | | | | |
|----------|--|--------------------------------------|------------|---|----------------|---|---|---|-----|--|--|--|
| | Not Bit A | Not Bit Addressable | | | | | | | | | | |
| | | _ | - | _ | _ | _ | _ | _ | DPS | | | |
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| – DPS | Reserved for future expansion Data Pointer Register Select | | | | | | | | | | | |
| | DPS | | | | | | | | | | | |
| | 0 | 0 Selects DPTR Registers DP0L, DP0H | | | | | | | | | | |
| | | | PTR Regist | | B / I I | | | | | | | |

| E | |
|---|-----|
| | |
| | |
| | (R) |

| Hardware Watchdog Timer (One-time Enabled with Reset-out) | The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the WatchDog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT time-out period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin. |
|--|--|
| Using the WDT | To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 8191 (1FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 8191 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset. |
| WDT During Power-down and Idle | In Power-down mode the oscillator stops, which means the WDT also stops. While in Power- down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89C55WD is reset. Exit- ing Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is ser- viced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset dur- ing the interrupt service for the interrupt used to exit Power-down. |
| | To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down. |
| | Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89C55WD while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode. |
| | With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE. |
| UART | The UART in the AT89C55WD operates the same way as the UART in the AT89C51 and AT89C52. For further information, see the December 1997 Microcontroller Data Book, page 2-48, section titled, "Serial Interface". |

Timer 0 and 1 Timer 0 and Timer 1 in the AT89C55WD operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52.

Timer 2Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The
type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). Timer 2 has
three operating modes: capture, auto-reload (up or down counting), and baud rate generator.
The modes are selected by bits in T2CON, as shown in Table 2.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

| RCLK +TCLK | CP/RL2 | TR2 | MODE |
|------------|--------|-----|---------------------|
| 0 | 0 | 1 | 16-bit Auto-Reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 | х | 1 | Baud Rate Generator |
| Х | Х | 0 | (Off) |

Table 5. Timer 2 Operating Modes

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Capture Mode In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 5.

Auto-reload (Up or Down Counter) Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 6). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.





Figure 5. Timer in Capture Mode




Figure 6 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 6. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 6. Timer 2 Auto Reload Mode (DCEN = 0)




Table 6. T2MOD – Timer 2 Mode Control Register

| T2MOE | Address = 0C9H Reset Value = XXXX XX00B | | | | | | | | |
|---------|---|---|---|---|---|---|------|------|--|
| Not Bit | Addressable | | | | | | | | |
| | _ | _ | _ | _ | _ | _ | T2OE | DCEN | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |

| Symbol | Function |
|--------|--|
| _ | Not implemented, reserved for future |
| T2OE | Timer 2 Output Enable bit |
| DCEN | When set, this bit allows Timer 2 to be configured as an up/down counter |





Figure 7. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 8. Timer 2 in Baud Rate Generator Mode






Figure 9. Timer 2 in Clock-Out Mode







Table 7. Interrupt Enable (IE) Register

| (M | (MSB) (LSB) | | | | | | | | |
|---------------------------------------|---------------|----------------|-----------|----|-----|-----|-----|-----|--|
| | EA | - | ET2 | ES | ET1 | EX1 | ET0 | EX0 | |
| Enable Bit = 1 enables the interrupt. | | | | | | | | | |
| E | nable Bit = 0 | disables the i | nterrupt. | | | | | | |

| Symbol | Position | Function | | | | |
|------------------------------|---|---|--|--|--|--|
| EA | IE.7 | Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. | | | | |
| - | IE.6 | Reserved. | | | | |
| ET2 | IE.5 | Timer 2 interrupt enable bit. | | | | |
| ES | IE.4 | Serial Port interrupt enable bit. | | | | |
| ET1 | IE.3 | Timer 1 interrupt enable bit. | | | | |
| EX1 | IE.2 | External interrupt 1 enable bit. | | | | |
| ET0 | IE.1 | Timer 0 interrupt enable bit. | | | | |
| EX0 | IE.0 | External interrupt 0 enable bit. | | | | |
| User software s products. | User software should never write 1s to reserved bits, because they may be used in future AT89 products. | | | | | |

Figure 10. Interrupt Sources



18 **AT89C55WD**



Figure 12. External Clock Drive Configuration




Table 8. Status of External Pins During Idle and Power-down Modes

| Mode | Program Memory | ALE | PSEN | PORT0 | PORT1 | PORT2 | PORT3 |
|------------|----------------|-----|------|-------|-------|---------|-------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-down | External | 0 | 0 | Float | Data | Data | Data |

Program Memory Lock Bits

The AT89C55WD has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 9. Lock Bit Protection Modes

| Program Lock Bits | | | ts | |
|-------------------|-----|-----|-----|--|
| | LB1 | LB2 | LB3 | Protection Type |
| 1 | U | U | U | No program lock features. |
| 2 | Ρ | U | U | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled. |
| 3 | Р | Р | U | Same as mode 2, but verify is also disabled. |
| 4 | Р | Р | Р | Same as mode 3, but external execution is also disabled. |

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash

The AT89C55WD is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89C55WD code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89C55WD, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89C55WD, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise \overline{EA}/V_{PP} to 12V.
- 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The bytewrite cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Chip Erase Sequence: Before the AT89C55WD can be reprogrammed, a Chip Erase operation needs to be performed. To erase the contents of the AT89C55WD, follow this sequence:

- 1. Raise V_{CC} to 6.5V.
- 2. Pulse ALE/PROG once (duration of 200 500 ns).
- 3. Wait for 150 ms.
- 4. Power V_{CC} down and up to 6.5V.
- 5. Pulse ALE/PROG once (duration of 200 500 ns).
- 6. Wait for 150 ms.
- 7. Power V_{CC} down and up to 6.5V.

Data Polling: The AT89C55WD features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all out-





Figure 13. Programming the Flash Memory






Figure 14. Verifying the Flash Memory



Note: *Programming address line A14 (P3.4) is not the same as the external memory address line A14 (P2.6).






Flash Programming and Verification Waveforms

AT89C55WD

Parallel Chip Erase Mode





AC Characteristics


Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and $\overline{PSEN} = 100 \text{ pF}$; load capacitance for all other outputs = 80 pF.

External Program and Data Memory Characteristics


| | | 12 MHz Oscillator | | Variable Oscillator | | |
|---------------------|------------------------------------|-------------------|-----|-------------------------|-------------------------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| 1/t _{CLCL} | Oscillator Frequency | | | 0 | 33 | MHz |
| t _{LHLL} | ALE Pulse Width | 127 | | 2t _{CLCL} -40 | | ns |
| t _{AVLL} | Address Valid to ALE Low | 43 | | t _{CLCL} -25 | | ns |
| t _{LLAX} | Address Hold After ALE Low | 48 | | t _{CLCL} -25 | | ns |
| t _{LLIV} | ALE Low to Valid Instruction In | | 233 | | 4t _{CLCL} -65 | ns |
| t _{LLPL} | ALE Low to PSEN Low | 43 | | t _{CLCL} -25 | | ns |
| t _{PLPH} | PSEN Pulse Width | 205 | | 3t _{CLCL} -45 | | ns |
| t _{PLIV} | PSEN Low to Valid Instruction In | | 145 | | 3t _{CLCL} -60 | ns |
| t _{PXIX} | Input Instruction Hold After PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | Input Instruction Float After PSEN | | 59 | | t _{CLCL} -25 | ns |
| t _{PXAV} | PSEN to Address Valid | 75 | | t _{CLCL} -8 | | ns |
| t _{AVIV} | Address to Valid Instruction In | | 312 | | 5t _{CLCL} -80 | ns |
| t _{PLAZ} | PSEN Low to Address Float | | 10 | | 10 | ns |
| t _{RLRH} | RD Pulse Width | 400 | | 6t _{CLCL} -100 | | ns |
| t _{wLWH} | WR Pulse Width | 400 | | 6t _{CLCL} -100 | | ns |
| t _{RLDV} | RD Low to Valid Data In | | 252 | | 5t _{CLCL} -90 | ns |
| t _{RHDX} | Data Hold After RD | 0 | | 0 | | ns |
| t _{RHDZ} | Data Float After RD | | 97 | | 2t _{CLCL} -28 | ns |
| t _{LLDV} | ALE Low to Valid Data In | | 517 | | 8t _{CLCL} -150 | ns |
| t _{AVDV} | Address to Valid Data In | | 585 | | 9t _{CLCL} -165 | ns |
| t _{LLWL} | ALE Low to RD or WR Low | 200 | 300 | 3t _{CLCL} -50 | 3t _{CLCL} +50 | ns |
| t _{AVWL} | Address to RD or WR Low | 203 | | 4t _{CLCL} -75 | | ns |
| t _{qvwx} | Data Valid to WR Transition | 23 | | t _{CLCL} -30 | | ns |
| t _{QVWH} | Data Valid to WR High | 433 | | 7t _{CLCL} -130 | | ns |
| t _{wHQX} | Data Hold After WR | 33 | | t _{CLCL} -25 | | ns |
| t _{RLAZ} | RD Low to Address Float | | 0 | | 0 | ns |
| t _{WHLH} | RD or WR High to ALE High | 43 | 123 | t _{CLCL} -25 | t _{CLCL} +25 | ns |



External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive

| Symbol | Parameter | Min | Мах | Units |
|---------------------|----------------------|-----|-----|-------|
| 1/t _{CLCL} | Oscillator Frequency | 0 | 33 | MHz |
| t _{CLCL} | Clock Period | 30 | | ns |
| t _{CHCX} | High Time | 12 | | ns |
| t _{CLCX} | Low Time | 12 | | ns |
| t _{CLCH} | Rise Time | | 5 | ns |
| t _{CHCL} | Fall Time | | 5 | ns |



| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|----------------|-----------------|----------------|---------|-----------------|
| 24 | 4.0V to 5.5V | AT89C55WD-24AC | 44A | Commercial |
| | | AT89C55WD-24JC | 44J | (0°C to 70°C) |
| | | AT89C55WD-24PC | 40P6 | |
| | | AT89C55WD-24AI | 44A | Industrial |
| | | AT89C55WD-24JI | 44J | (-40°C to 85°C) |
| | | AT89C55WD-24PI | 40P6 | |
| 33 | 4.5V to 5.5V | AT89C55WD-33AC | 44A | Commercial |
| | | AT89C55WD-33JC | 44J | (0°C to 70°C) |
| | | AT89C55WD-33PC | 40P6 | |

Ordering Information

| Package Type | | | | |
|--------------|---|--|--|--|
| 44 A | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) | | | |
| 44J | 44-lead, Plastic J-leaded Chip Carrier (PLCC) | | | |
| 40P6 | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | |





Package Information

44A – TQFP

