

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08el32ctj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 4.5.10 EEPROM Mapping

Only half of the EEPROM is in the memory map. The EPGSEL bit in FCNFG register selects which half of the array can be accessed in foreground while the other half can not be accessed in background. There are two mapping mode options that can be selected to configure the 8-byte EEPROM sectors: 4-byte mode and 8-byte mode. Each mode is selected by the EPGMOD bit in the FOPT register.

In 4-byte sector mode (EPGMOD = 0), each 8-byte sector splits four bytes on foreground and four bytes on background but on the same addresses. The EPGSEL bit selects which four bytes can be accessed. During a sector erase, the entire 8-byte sector (four bytes in foreground and four bytes in background) is erased.

In 8-byte sector mode (EPGMOD = 1), each entire 8-byte sector is in a single page. The EPGSEL bit selects which sectors are on background. During a sector erase, the entire 8-byte sector in foreground is erased.

# 4.5.11 FLASH and EEPROM Registers and Control Bits

The FLASH and EEPROM module has seven 8-bit registers in the high-page register space and three locations in the nonvolatile register space in FLASH memory. Two of those locations are copied into two corresponding high-page control registers at reset. There is also an 8-byte comparison key in FLASH memory. Refer to Table 4-3 and Table 4-4 for the absolute address assignments for all FLASH and EEPROM registers. This section refers to registers and control bits only by their names. A Freescale Semiconductor-provided equate or header file normally is used to translate these names into the appropriate absolute addresses.

# 4.5.11.1 FLASH and EEPROM Clock Divider Register (FCDIV)

Before any erase or programming operations are possible, write to this register to set the frequency of the clock for the nonvolatile memory system within acceptable limits. Bit 7 is a read-only flag and bits 0 to 6 may be read at any time but can be written only one time after reset.







# 4.5.11.3 FLASH and EEPROM Configuration Register (FCNFG)



### Figure 4-7. FLASH and EEPROM Configuration Register (FCNFG)

#### Table 4-10. FCNFG Register Field Descriptions

Field	Description
6 EPGSEL	<ul> <li>EEPROM Page Select — This bit selects which EEPROM page is accessed in the memory map.</li> <li>0 Page 0 is in foreground of memory map. Page 1 is in background and can not be accessed.</li> <li>1 Page 1 is in foreground of memory map. Page 0 is in background and can not be accessed.</li> </ul>
5 KEYACC	<ul> <li>Enable Writing of Access Key — This bit enables writing of the backdoor comparison key. For more detailed information about the backdoor key mechanism, refer to Section 4.5.9, "Security."</li> <li>0 Writes to 0xFFB0–0xFFB7 are interpreted as the start of a FLASH programming or erase command.</li> <li>1 Writes to NVBACKKEY (0xFFB0–0xFFB7) are interpreted as comparison key writes.</li> </ul>



The COP counter is initialized by the first writes to the SOPT1 and SOPT2 registers after any system reset. Subsequent writes to SOPT1 and SOPT2 have no effect on COP operation. Even if the application will use the reset default settings of COPT, COPCLKS, and COPW bits, the user should write to the write-once SOPT1 and SOPT2 registers during reset initialization to lock in the settings. This will prevent accidental changes if the application program gets lost.

The write to SRS that services (clears) the COP counter should not be placed in an interrupt service routine (ISR) because the ISR could continue to be executed periodically even if the main application program fails.

If the bus clock source is selected, the COP counter does not increment while the MCU is in background debug mode or while the system is in stop mode. The COP counter resumes when the MCU exits background debug mode or stop mode.

If the 1-kHz clock source is selected, the COP counter is re-initialized to zero upon entry to either background debug mode or stop mode and begins from zero upon exit from background debug mode or stop mode.

### 5.5 Interrupts

Interrupts provide a way to save the current CPU status and registers, execute an interrupt service routine (ISR), and then restore the CPU status so processing resumes where it left off before the interrupt. Other than the software interrupt (SWI), which is a program instruction, interrupts are caused by hardware events such as an edge on an external interrupt pin or a timer-overflow event. The debug module can also generate an SWI under certain circumstances.

If an event occurs in an enabled interrupt source, an associated read-only status flag will become set. The CPU will not respond unless the local interrupt enable is a 1 to enable the interrupt and the I bit in the CCR is 0 to allow interrupts. The global interrupt mask (I bit) in the CCR is initially set after reset which prevents all maskable interrupt sources. The user program initializes the stack pointer and performs other system setup before clearing the I bit to allow the CPU to respond to interrupts.

When the CPU receives a qualified interrupt request, it completes the current instruction before responding to the interrupt. The interrupt sequence obeys the same cycle-by-cycle sequence as the SWI instruction and consists of:

- Saving the CPU registers on the stack
- Setting the I bit in the CCR to mask further interrupts
- Fetching the interrupt vector for the highest-priority interrupt that is currently pending
- Filling the instruction queue with the first three bytes of program information starting from the address fetched from the interrupt vector locations

While the CPU is responding to the interrupt, the I bit is automatically set to avoid the possibility of another interrupt interrupting the ISR itself (this is called nesting of interrupts). Normally, the I bit is restored to 0 when the CCR is restored from the value stacked on entry to the ISR. In rare cases, the I bit can be cleared inside an ISR (after clearing the status flag that generated the interrupt) so that other interrupts can be serviced without waiting for the first service routine to finish. This practice is not



# 5.7.6 System Power Management Status and Control 1 Register (SPMSC1)

This high page register contains status and control bits to support the low voltage detect function, and to enable the bandgap voltage reference for use by the ADC module.



<sup>1</sup> LVWF will be set in the case when  $V_{Supply}$  transitions below the trip point or after reset and  $V_{Supply}$  is already below  $V_{LVW}$ <sup>2</sup> This bit can be written only one time after reset. Additional writes are ignored.

#### Figure 5-8. System Power Management Status and Control 1 Register (SPMSC1)

#### Table 5-9. SPMSC1 Register Field Descriptions

Field	Description
7 LVWF	<ul> <li>Low-Voltage Warning Flag — The LVWF bit indicates the low voltage warning status.</li> <li>0 Low voltage warning is not present.</li> <li>1 Low voltage warning is present or was present.</li> </ul>
6 LVWACK	<b>Low-Voltage Warning Acknowledge</b> — The LVWF bit indicates the low voltage warning status.Writing a 1 to LVWACK clears LVWF to a 0 if a low voltage warning is not present.
5 LVWIE	<ul> <li>Low-Voltage Warning Interrupt Enable — This bit enables hardware interrupt requests for LVWF.</li> <li>0 Hardware interrupt disabled (use polling).</li> <li>1 Request a hardware interrupt when LVWF = 1.</li> </ul>
4 LVDRE	<ul> <li>Low-Voltage Detect Reset Enable — This write-once bit enables LVD events to generate a hardware reset (provided LVDE = 1).</li> <li>0 LVD events do not generate hardware resets.</li> <li>1 Force an MCU reset when an enabled low-voltage detect event occurs.</li> </ul>
3 LVDSE	<ul> <li>Low-Voltage Detect Stop Enable — Provided LVDE = 1, this read/write bit determines whether the low-voltage detect function operates when the MCU is in stop mode.</li> <li>0 Low-voltage detect disabled during stop mode.</li> <li>1 Low-voltage detect enabled during stop mode.</li> </ul>
2 LVDE	<ul> <li>Low-Voltage Detect Enable — This write-once bit enables low-voltage detect logic and qualifies the operation of other bits in this register.</li> <li>0 LVD logic disabled.</li> <li>1 LVD logic enabled.</li> </ul>
0 BGBE	<ul> <li>Bandgap Buffer Enable — This bit enables an internal buffer for the bandgap voltage reference for use by the ADC module on one of its internal channels.</li> <li>0 Bandgap buffer disabled.</li> <li>1 Bandgap buffer enabled.</li> </ul>



Chapter 6 Parallel Input/Output Control

# 6.5.1.3 Port A Pull Enable Register (PTAPE)



Figure 6-5. Internal Pull Enable for Port A Register (PTAPE)

#### Table 6-3. PTAPE Register Field Descriptions

Field	Description
7:0 PTAPE[7:6]	Internal Pull Enable for Port A Bits — Each of these control bits determines if the internal pull-up or internal (pin interrupt only) pull-down device is enabled for the associated PTA pin. For port A pins that are configured as
3:0 PTAPE[3:0]	outputs, these bits have no effect and the internal pull devices are disabled. 0 Internal pull-up/pull-down device disabled for port A bit n. 1 Internal pull-up/pull-down device enabled for port A bit n.

### 6.5.1.4 Port A Slew Rate Enable Register (PTASE)

_	7	6	5	4	3	2	1	0
R	DTASE7	DTASE6	0	0	DTAGES	DTAGE2	DTAGE1	DTASEO
w	N FIASE/	TIAGEO			TIAGES	TIAGEZ	TIAGET	TIAGED
Reset:	0	0	0	0	0	0	0	0

Figure 6-6. Slew Rate Enable for Port A Register (PTASE)

#### Table 6-4. PTASE Register Field Descriptions

Field	Description
7:6 PTASE[7:6]	<b>Output Slew Rate Enable for Port A Bits</b> — Each of these control bits determines if the output slew rate control is enabled for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect.
3:0 PTASE[3:0]	1 Output slew rate control disabled for port A bit n.



Internal Clock Source (S08ICSV2)

# 8.3.1 ICS Control Register 1 (ICSC1)



Figure 8-3. ICS Control Register 1 (ICSC1)

Table 8-2.	ICS	Control	<b>Register</b> 1	l Field	Descriptions
------------	-----	---------	-------------------	---------	--------------

Field	Description
7:6 CLKS	<ul> <li>Clock Source Select — Selects the clock source that controls the bus frequency. The actual bus frequency depends on the value of the BDIV bits.</li> <li>O Output of FLL is selected.</li> <li>Internal reference clock is selected.</li> <li>External reference clock is selected.</li> <li>Reserved, defaults to 00.</li> </ul>
5:3 RDIV	<ul> <li>Reference Divider — Selects the amount to divide down the FLL reference clock selected by the IREFS bits.</li> <li>Resulting frequency must be in the range 31.25 kHz to 39.0625 kHz.</li> <li>000 Encoding 0 — Divides reference clock by 1 (reset default)</li> <li>001 Encoding 1 — Divides reference clock by 2</li> <li>010 Encoding 2 — Divides reference clock by 4</li> <li>011 Encoding 3 — Divides reference clock by 8</li> <li>100 Encoding 4 — Divides reference clock by 16</li> <li>101 Encoding 5 — Divides reference clock by 32</li> <li>110 Encoding 6 — Divides reference clock by 64</li> <li>111 Encoding 7 — Divides reference clock by 128</li> </ul>
2 IREFS	Internal Reference Select — The IREFS bit selects the reference clock source for the FLL. 1 Internal reference clock selected 0 External reference clock selected
1 IRCLKEN	Internal Reference Clock Enable — The IRCLKEN bit enables the internal reference clock for use as ICSIRCLK. 1 ICSIRCLK active 0 ICSIRCLK inactive
0 IREFSTEN	<ul> <li>Internal Reference Stop Enable — The IREFSTEN bit controls whether or not the internal reference clock remains enabled when the ICS enters stop mode.</li> <li>1 Internal reference clock stays enabled in stop if IRCLKEN is set or if ICS is in FEI, FBI, or FBILP mode before entering stop</li> <li>0 Internal reference clock is disabled in stop</li> </ul>



Analog-to-Digital Converter (S08ADC10V1)



Inter-Integrated Circuit (S08IICV2)

### 11.6.2 Address Detect Interrupt

When the calling address matches the programmed slave address (IIC address register) or when the GCAEN bit is set and a general call is received, the IAAS bit in the status register is set. The CPU is interrupted, provided the IICIE is set. The CPU must check the SRW bit and set its Tx mode accordingly.

### 11.6.3 Arbitration Lost Interrupt

The IIC is a true multi-master bus that allows more than one master to be connected on it. If two or more masters try to control the bus at the same time, the relative priority of the contending masters is determined by a data arbitration procedure. The IIC module asserts this interrupt when it loses the data arbitration process and the ARBL bit in the status register is set.

Arbitration is lost in the following circumstances:

- SDA sampled as a low when the master drives a high during an address or data transmit cycle.
- SDA sampled as a low when the master drives a high during the acknowledge bit of a data receive cycle.
- A start cycle is attempted when the bus is busy.
- A repeated start cycle is requested in slave mode.
- A stop condition is detected when the master did not request it.

This bit must be cleared by software writing a 1 to it.





### Figure 12-6. SLIC Bit Time Register High (SLCBTH)

<sup>1</sup> Do not write to unimplemented bits as unexpected operation may occur.

### Table 12-4. SLCBTH Field Descriptions

Field	Description
6:0	<b>Bit Time Value</b> — BT displays the number of SLIC clocks that equals one bit time in LIN mode (BTM = 0). For details of the use of the SLCBT registers in LIN mode for trimming of the internal oscillator, refer to Section 12.6.17, "Oscillator Trimming with SLIC."
BT[14:8]	BT sets the number of SLIC clocks that equals one bit time in byte transfer mode (BTM = 1). For details of the use of the SLCBT registers in BTM mode, refer to Section 12.6.16, "Byte Transfer Mode Operation."

	7	6	5	4	3	2	1	0
R W	BT7	BT6	BT5	BT4	BT3	BT2	BT1	BT0
Reset	0	0	0	0	0	0	0	0
	= Unimplemented or Reserved <sup>1</sup>							

ī.

### Figure 12-7. SLIC Bit Time Register Low (SLCBTL)

<sup>1</sup> Do not write to unimplemented bits as unexpected operation may occur.

#### Table 12-5. SLCBTL Field Descriptions

Field	Description
7:0	<b>Bit Time Value</b> — BT displays the number of SLIC clocks that equals one bit time in LIN mode (BTM = 0). For details of the use of the SLCBT registers in LIN mode for trimming of the internal oscillator, refer to Section 12.6.17, "Oscillator Trimming with SLIC."
BT[7:0]	BT sets the number of SLIC clocks that equals one bit time in byte transfer mode (BTM = 1). For details of the use of the SLCBT registers in BTM mode, refer to Section 12.6.16, "Byte Transfer Mode Operation."

### 12.3.4 SLIC Status Register (SLCS)

SLIC status register (SLCS) contains bits used to monitor the status of the SLIC module.



Field	Description					
3 TE	Transmitter Enable0Transmitter off.1Transmitter on.TE must be 1 in order to use the SCI transmitter. When TE = 1, the SCI forces the TxD pin to act as an output for the SCI system.When the SCI is configured for single-wire operation (LOOPS = RSRC = 1), TXDIR controls the direction of traffic on the single SCI communication line (TxD pin).TE also can be used to queue an idle character by writing TE = 0 then TE = 1 while a transmission is in progress.Refer to Section 14.3.2.1, "Send Break and Queued Idle" for more details.When TE is written to 0, the transmitter keeps control of the port TxD pin until any data, queued idle, or queued break character finishes transmitting before allowing the pin to revert to a general-purpose I/O pin.					
2 RE	<ul> <li>Receiver Enable — When the SCI receiver is off, the RxD pin reverts to being a general-purpose port I/O pin. If LOOPS = 1 the RxD pin reverts to being a general-purpose I/O pin even if RE = 1.</li> <li>0 Receiver off.</li> <li>1 Receiver on.</li> </ul>					
1 RWU	<ul> <li>Receiver Wakeup Control — This bit can be written to 1 to place the SCI receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. The wakeup condition is either an idle line between messages (WAKE = 0, idle-line wakeup), or a logic 1 in the most significant data bit in a character (WAKE = 1, address-mark wakeup). Application software sets RWU and (normally) a selected hardware condition automatically clears RWU. Refer to Section 14.3.3.2, "Receiver Wakeup Operation" for more details.</li> <li>0 Normal SCI receiver operation.</li> <li>1 SCI receiver in standby waiting for wakeup condition.</li> </ul>					
0 SBK	<ul> <li>Send Break — Writing a 1 and then a 0 to SBK queues a break character in the transmit data stream. Additional break characters of 10 or 11 (13 or 14 if BRK13 = 1) bit times of logic 0 are queued as long as SBK = 1. Depending on the timing of the set and clear of SBK relative to the information currently being transmitted, a second break character may be queued before software clears SBK. Refer to Section 14.3.2.1, "Send Break and Queued Idle" for more details.</li> <li>0 Normal transmitter operation.</li> <li>1 Queue break character(s) to be sent.</li> </ul>					

### 14.2.4 SCI Status Register 1 (SCIxS1)

This register has eight read-only status flags. Writes have no effect. Special software sequences (which do not involve writing to this register) are used to clear these status flags.



Figure 14-8. SCI Status Register 1 (SCIxS1)

#### MC9S08EL32 Series and MC9S08SL16 Series Data Sheet, Rev. 3

Field	Description
1 LBKDE	<ul> <li>LIN Break Detection Enable— LBKDE is used to select a longer break character detection length. While LBKDE is set, framing error (FE) and receive data register full (RDRF) flags are prevented from setting.</li> <li>0 Break character is detected at length of 10 bit times (11 if M = 1).</li> <li>1 Break character is detected at length of 11 bit times (12 if M = 1).</li> </ul>
0 RAF	<ul> <li>Receiver Active Flag — RAF is set when the SCI receiver detects the beginning of a valid start bit, and RAF is cleared automatically when the receiver detects an idle line. This status flag can be used to check whether an SCI character is being received before instructing the MCU to go to stop mode.</li> <li>0 SCI receiver idle waiting for a start bit.</li> <li>1 SCI receiver active (RxD input not idle).</li> </ul>

#### Table 14-6. SCIxS2 Field Descriptions (continued)

<sup>1</sup> Setting RXINV inverts the RxD input for all cases: data bits, start and stop bits, break, and idle.

When using an internal oscillator in a LIN system, it is necessary to raise the break detection threshold by one bit time. Under the worst case timing conditions allowed in LIN, it is possible that a 0x00 data character can appear to be 10.26 bit times long at a slave which is running 14% faster than the master. This would trigger normal break detection circuitry which is designed to detect a 10 bit break symbol. When the LBKDE bit is set, framing errors are inhibited and the break detection threshold changes from 10 bits to 11 bits, preventing false detection of a 0x00 data character as a LIN break symbol.

### 14.2.6 SCI Control Register 3 (SCIxC3)



### Figure 14-10. SCI Control Register 3 (SCIxC3)

Field	Description					
7 R8	<b>Ninth Data Bit for Receiver</b> — When the SCI is configured for 9-bit data ( $M = 1$ ), R8 can be thought of as a ninth receive data bit to the left of the MSB of the buffered data in the SCIxD register. When reading 9-bit data, read R8 before reading SCIxD because reading SCIxD completes automatic flag clearing sequences which could allow R8 and SCIxD to be overwritten with new data.					
6 T8	<b>Ninth Data Bit for Transmitter</b> — When the SCI is configured for 9-bit data (M = 1), T8 may be thought of as a ninth transmit data bit to the left of the MSB of the data in the SCIxD register. When writing 9-bit data, the entire 9-bit value is transferred to the SCI shift register after SCIxD is written so T8 should be written (if it needs to change from its previous value) before SCIxD is written. If T8 does not need to change in the new value (such as when it is used to generate mark or space parity), it need not be written each time SCIxD is written.					
5 TXDIR	<ul> <li>TxD Pin Direction in Single-Wire Mode — When the SCI is configured for single-wire half-duplex operation (LOOPS = RSRC = 1), this bit determines the direction of data at the TxD pin.</li> <li>TxD pin is an input in single-wire mode.</li> <li>TxD pin is an output in single-wire mode.</li> </ul>					

#### MC9S08EL32 Series and MC9S08SL16 Series Data Sheet, Rev. 3



Timer/PWM Module (S08TPMV3)

Field	Description	
7 CHnF	<ul> <li>Channel n flag. When channel n is an input-capture channel, this read/write bit is set when an active edg on the channel n pin. When channel n is an output compare or edge-aligned/center-aligned PWM channel is set when the value in the TPM counter registers matches the value in the TPM channel n value register channel n is an edge-aligned/center-aligned PWM channel and the duty cycle is set to 0% or 100%, CHn be set even when the value in the TPM counter registers matches the value in the TPM channel n value a corresponding interrupt is requested when CHnF is set and interrupts are enabled (CHnIE = 1). Clear reading TPMxCnSC while CHnF is set and then writing a logic 0 to CHnF. If another interrupt request completed for the earlier CHnF. This is done so a CHnF interrupt request cannot be lost due to clearing a CHnF.</li> <li>Reset clears the CHnF bit. Writing a logic 1 to CHnF has no effect.</li> <li>No input capture or output compare event occurred on channel n</li> </ul>	
6 CHnIE	<ul> <li>Channel n interrupt enable. This read/write bit enables interrupts from channel n. Reset clears CHnIE.</li> <li>0 Channel n interrupt requests disabled (use for software polling)</li> <li>1 Channel n interrupt requests enabled</li> </ul>	
5 MSnB	Mode select B for TPM channel n. When CPWMS=0, MSnB=1 configures TPM channel n for edge-aligned PWM mode. Refer to the summary of channel mode and setup controls in Table 16-7.	
4 MSnA	<ul> <li>Mode select A for TPM channel n. When CPWMS=0 and MSnB=0, MSnA configures TPM channel n for input-capture mode or output compare mode. Refer to Table 16-7 for a summary of channel mode and setup controls.</li> <li>Note: If the associated port pin is not stable for at least two bus clock cycles before changing to input capture mode, it is possible to get an unexpected indication of an edge trigger.</li> </ul>	
3–2 ELSnB ELSnA	Edge/level select bits. Depending upon the operating mode for the timer channel as set by CPWMS:MSnB:MSnA and shown in Table 16-7, these bits select the polarity of the input edge that triggers an input capture event, select the level that will be driven in response to an output compare match, or select the polarity of the PWM output. Setting ELSnB:ELSnA to 0:0 configures the related timer pin as a general purpose I/O pin not related to any timer functions. This function is typically used to temporarily disable an input capture channel or to make the timer pin available as a general purpose I/O pin when the associated timer channel is set up as a software timer that does not require the use of a pin.	

### Table 16-6. TPMxCnSC Field Descriptions

### Table 16-7. Mode, Edge, and Level Selection

CPWMS	MSnB:MSnA	ELSnB:ELSnA	Mode	Configuration			
Х	XX	00	Pin not used for TPM - revert to general purpose I/O or other peripheral control				



Timer/PWM Module (S08TPMV3)

### 16.6.2.1.2 Center-Aligned PWM Case

When CPWMS=1, TOF gets set when the timer counter changes direction from up-counting to down-counting at the end of the terminal count (the value in the modulo register). In this case the TOF corresponds to the end of a PWM period.

### 16.6.2.2 Channel Event Interrupt Description

The meaning of channel interrupts depends on the channel's current mode (input-capture, output-compare, edge-aligned PWM, or center-aligned PWM).

### 16.6.2.2.1 Input Capture Events

When a channel is configured as an input capture channel, the ELSnB:ELSnA control bits select no edge (off), rising edges, falling edges or any edge as the edge which triggers an input capture event. When the selected edge is detected, the interrupt flag is set. The flag is cleared by the two-step sequence described in Section 16.6.2, "Description of Interrupt Operation."

### 16.6.2.2.2 Output Compare Events

When a channel is configured as an output compare channel, the interrupt flag is set each time the main timer counter matches the 16-bit value in the channel value register. The flag is cleared by the two-step sequence described Section 16.6.2, "Description of Interrupt Operation."

### 16.6.2.2.3 PWM End-of-Duty-Cycle Events

For channels configured for PWM operation there are two possibilities. When the channel is configured for edge-aligned PWM, the channel flag gets set when the timer counter matches the channel value register which marks the end of the active duty cycle period. When the channel is configured for center-aligned PWM, the timer count matches the channel value register twice during each PWM cycle. In this CPWM case, the channel flag is set at the start and at the end of the active duty cycle period which are the times when the timer counter matches the channel value register. The flag is cleared by the two-step sequence described Section 16.6.2, "Description of Interrupt Operation."

### 16.7 The Differences from TPM v2 to TPM v3

1. Write to TPMxCNTH:L registers (Section 16.3.2, "TPM-Counter Registers (TPMxCNTH:TPMxCNTL)) [SE110-TPM case 7]

Any write to TPMxCNTH or TPMxCNTL registers in TPM v3 clears the TPM counter (TPMxCNTH:L) and the prescaler counter. Instead, in the TPM v2 only the TPM counter is cleared in this case.

- 2. Read of TPMxCNTH:L registers (Section 16.3.2, "TPM-Counter Registers (TPMxCNTH:TPMxCNTL))
  - In TPM v3, any read of TPMxCNTH:L registers during BDM mode returns the value of the TPM counter that is frozen. In TPM v2, if only one byte of the TPMxCNTH:L registers was read before the BDM mode became active, then any read of TPMxCNTH:L registers during



#### Development Support

Figure 17-4 shows the host receiving a logic 1 from the target HCS08 MCU. Because the host is asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on BKGD to the perceived start of the bit time in the target MCU. The host holds the BKGD pin low long enough for the target to recognize it (at least two target BDC cycles). The host must release the low drive before the target MCU drives a brief active-high speedup pulse seven cycles after the perceived start of the bit time. The host should sample the bit level about 10 cycles after it started the bit time.



Figure 17-4. BDC Target-to-Host Serial Bit Timing (Logic 1)



A force-type breakpoint waits for the current instruction to finish and then acts upon the breakpoint request. The usual action in response to a breakpoint is to go to active background mode rather than continuing to the next instruction in the user application program.

The tag vs. force terminology is used in two contexts within the debug module. The first context refers to breakpoint requests from the debug module to the CPU. The second refers to match signals from the comparators to the debugger control logic. When a tag-type break request is sent to the CPU, a signal is entered into the instruction queue along with the opcode so that if/when this opcode ever executes, the CPU will effectively replace the tagged opcode with a BGND opcode so the CPU goes to active background mode rather than executing the tagged instruction. When the TRGSEL control bit in the DBGT register is set to select tag-type operation, the output from comparator A or B is qualified by a block of logic in the debug module that tracks opcodes and only produces a trigger to the debugger if the opcode at the compare address is actually executed. There is separate opcode tracking logic for each comparator so more than one compare event can be tracked through the instruction queue at a time.

### 17.3.5 Trigger Modes

The trigger mode controls the overall behavior of a debug run. The 4-bit TRG field in the DBGT register selects one of nine trigger modes. When TRGSEL = 1 in the DBGT register, the output of the comparator must propagate through an opcode tracking circuit before triggering FIFO actions. The BEGIN bit in DBGT chooses whether the FIFO begins storing data when the qualified trigger is detected (begin trace), or the FIFO stores data in a circular fashion from the time it is armed until the qualified trigger is detected (end trigger).

A debug run is started by writing a 1 to the ARM bit in the DBGC register, which sets the ARMF flag and clears the AF and BF flags and the CNT bits in DBGS. A begin-trace debug run ends when the FIFO gets full. An end-trace run ends when the selected trigger event occurs. Any debug run can be stopped manually by writing a 0 to ARM or DBGEN in DBGC.

In all trigger modes except event-only modes, the FIFO stores change-of-flow addresses. In event-only trigger modes, the FIFO stores data in the low-order eight bits of the FIFO.

The BEGIN control bit is ignored in event-only trigger modes and all such debug runs are begin type traces. When TRGSEL = 1 to select opcode fetch triggers, it is not necessary to use R/W in comparisons because opcode tags would only apply to opcode fetches that are always read cycles. It would also be unusual to specify TRGSEL = 1 while using a full mode trigger because the opcode value is normally known at a particular address.

The following trigger mode descriptions only state the primary comparator conditions that lead to a trigger. Either comparator can usually be further qualified with R/W by setting RWAEN (RWBEN) and the corresponding RWA (RWB) value to be matched against R/W. The signal from the comparator with optional R/W qualification is used to request a CPU breakpoint if BRKEN = 1 and TAG determines whether the CPU request will be a tag request or a force request.



# Appendix A Electrical Characteristics

# A.1 Introduction

This section contains the most accurate electrical and timing information for the MC9S08EL32 Series and MC9S08SL16 Series of microcontrollers available at the time of publication.

# A.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# A.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table A-2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

#### **Appendix A Electrical Characteristics**

Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Мах	Unit
23	Т	Low-voltage inhibit reset/recover	V <sub>hys</sub>	5 V	—	100		mV
20		nysteresis		3 V	—	60		
24	Ρ	Bandgap Voltage Reference <sup>10</sup>	V <sub>BG</sub>		1.18	1.202	1.21	V

#### Table A-6. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

- <sup>2</sup> When a pin interrupt is configured to detect rising edges, pulldown resistors are used in place of pullup resistors.
- <sup>3</sup> The specified resistor value is the actual value internal to the device. The pullup value may measure higher when measured externally on the pin.
- <sup>4</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. For example, if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>5</sup> All functional non-supply pins except RESET are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
- <sup>6</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- $^7$  The  $\overline{\text{RESET}}$  pin does not have a clamp diode to  $V_{DD}$ . Do not drive this pin above  $V_{DD}$
- <sup>8</sup> Maximum is highest voltage that POR is guaranteed.

<sup>9</sup> Simulated, not tested.

<sup>10</sup> Factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25°C.



Figure A-1. Typical V<sub>OL</sub> vs I<sub>OL</sub>, High Drive Strength



Appendix A Electrical Characteristics



Figure A-4. Typical  $V_{DD} - V_{OH}$  vs I<sub>OH</sub>, Low Drive Strength

# A.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
1	С	Run supply current <sup>3</sup> measured at (CPU clock = 4 MHz, f <sub>Bus</sub> = 2 MHz)		5	1.7	2.5	mA
	С		RI <sub>DD</sub>	3	1.7	2.4	
2	Р	Run supply current <sup>3</sup> measured at		5	5.1	8.5	mA
2	С	(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	RI <sub>DD</sub>	3	5.0	8.4	
0	С	Run supply current measured at		5	7.8	15	
3	С	(CPU clock = 32 MHz, f <sub>Bus</sub> = 16MHz)	RI <sub>DD</sub>	3	7.7	14	mA
	Stop3 mode supply current						
	С	–40°C (C, V, & M suffix)			1.0	_	
	Р	25°C (All parts)			1.0	-	
	P <sup>5</sup>	85°C (C suffix only)		5	6.8	40.0	μA
	P <sup>5</sup>	105°C (V suffix only)			15.6	50.0	
4	P <sup>5</sup>	125°C (M suffix only)	S3I <sub>DD</sub>		42	75.0	
	С	–40°C (C,V, & M suffix)			0.9	-	
	Р	25°C (All parts)			0.9	-	μA
	P <sup>5</sup>	85°C (C suffix only)		3	6.0	35.0	
	P <sup>5</sup>	105°C (V suffix only)			13.1	45.0	
	P <sup>5</sup>	125°C (M suffix only)			38	70.0	

### Table A-7. Supply Current Characteristics

#### MC9S08EL32 Series and MC9S08SL16 Series Data Sheet, Rev. 3



**Appendix A Electrical Characteristics** 



