E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | 508 |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I²C, LINbus, SCI, SPI |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 16KB (16K × 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-TSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 28-TSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08sl16f1mtlr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.4 RAM

The MC9S08EL32 Series and MC9S08SL16 Series includes static RAM. The locations in RAM below 0x0100 can be accessed using the more efficient direct addressing mode, and any single bit in this area can be accessed with the bit manipulation instructions (BCLR, BSET, BRCLR, and BRSET). Locating the most frequently accessed program variables in this area of RAM is preferred.

The RAM retains data when the MCU is in low-power wait, stop2, or stop3 mode. At power-on the contents of RAM are uninitialized. RAM data is unaffected by any reset provided that the supply voltage does not drop below the minimum value for RAM retention (V_{RAM}).

For compatibility with M68HC05 MCUs, the HCS08 resets the stack pointer to 0x00FF. In the MC9S08EL32 Series and MC9S08SL16 Series, it is usually best to reinitialize the stack pointer to the top of the RAM so the direct page RAM can be used for frequently accessed RAM variables and bit-addressable program variables. Include the following 2-instruction sequence in your reset initialization routine (where RamLast is equated to the highest address of the RAM in the Freescale Semiconductor-provided equate file).

LDHX #RamLast+1 ;point one past RAM TXS ;SP<-(H:X-1)

When security is enabled, the RAM is considered a secure memory resource and is not accessible through BDM or through code executing from non-secure memory. See Section 4.5.9, "Security", for a detailed description of the security feature.



5.7.5 System Device Identification Register (SDIDH, SDIDL)

These high page read-only registers are included so host development systems can identify the HCS08 derivative and revision number. This allows the development software to recognize where specific memory blocks, registers, and control bits are located in a target MCU.



¹ The revision number that is hard coded into these bits reflects the current silicon revision level.

Figure 5-6. System Device Identification Register — High (SDIDH)

Table 5-7. SDIDH Register Field Descriptions

| Field | Description |
|-----------------|---|
| 3:0 ID[11:8] | Part Identification Number — Each derivative in the HCS08 Family has a unique identification number. The MC9S08EL32 is hard coded to the value 0x013. See also ID bits in Table 5-8. |



Figure 5-7. System Device Identification Register — Low (SDIDL)

Table 5-8. SDIDL Register Field Descriptions

| Field | Description |
|----------------|---|
| 7:0 ID[7:0] | Part Identification Number — Each derivative in the HCS08 Family has a unique identification number. The MC9S08EL32 is hard coded to the value 0x013. See also ID bits in Table 5-7. |



6.5.2 Port B Registers

Port B is controlled by the registers listed below.

6.5.2.1 Port B Data Register (PTBD)



Figure 6-11. Port B Data Register (PTBD)

Table 6-9. PTBD Register Field Descriptions

| Field | Description |
|------------------|--|
| 7:0 PTBD[7:0] | Port B Data Register Bits — For port B pins that are inputs, reads return the logic level on the pin. For port B pins that are configured as outputs, reads return the last value written to this register. Writes are latched into all bits of this register. For port B pins that are configured as outputs, the logic level is driven out the corresponding MCU pin. Reset forces PTBD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures all port pins as high-impedance inputs with pull-ups/pull-downs disabled. |

6.5.2.2 Port B Data Direction Register (PTBDD)

| _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| R | | DTDDDA | DTDDDC | | | | DTDDD4 | |
| w | PIBDD7 | PIBDD6 | PIBDD5 | PTBDD4 | PTBDD3 | PTBDD2 | PIBDDI | PIBDD0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 6-12. Port B Data Direction Register (PTBDD)

Table 6-10. PTBDD Register Field Descriptions

| Field | Description |
|-------------------|---|
| 7:0 PTBDD[7:0] | Data Direction for Port B Bits — These read/write bits control the direction of port B pins and what is read for PTBD reads. |
| | Input (output driver disabled) and reads return the pin value. Output driver enabled for port B bit n and PTBD reads return the contents of PTBDn. |



Chapter 7 Central Processor Unit (S08CPUV3)

7.1 Introduction

This section provides summary information about the registers, addressing modes, and instruction set of the CPU of the HCS08 Family. For a more detailed discussion, refer to the *HCS08 Family Reference Manual, volume 1,* Freescale Semiconductor document order number HCS08RMV1/D.

The HCS08 CPU is fully source- and object-code-compatible with the M68HC08 CPU. Several instructions and enhanced addressing modes were added to improve C compiler efficiency and to support a new background debug system which replaces the monitor mode of earlier M68HC08 microcontrollers (MCU).

7.1.1 Features

Features of the HCS08 CPU include:

- Object code fully upward-compatible with M68HC05 and M68HC08 Families
- All registers and memory are mapped to a single 64-Kbyte address space
- 16-bit stack pointer (any size stack anywhere in 64-Kbyte address space)
- 16-bit index register (H:X) with powerful indexed addressing modes
- 8-bit accumulator (A)
- Many instructions treat X as a second general-purpose 8-bit register
- Seven addressing modes:
 - Inherent Operands in internal registers
 - Relative 8-bit signed offset to branch destination
 - Immediate Operand in next object code byte(s)
 - Direct Operand in memory at 0x0000–0x00FF
 - Extended Operand anywhere in 64-Kbyte address space
 - Indexed relative to H:X Five submodes including auto increment
 - Indexed relative to SP Improves C efficiency dramatically
- Memory-to-memory data move instructions with four address mode combinations
- Overflow, half-carry, negative, zero, and carry condition codes support conditional branching on the results of signed, unsigned, and binary-coded decimal (BCD) operations
- Efficient bit manipulation instructions
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- STOP and WAIT instructions to invoke low-power operating modes



10.4.7.2 Stop3 Mode With ADACK Enabled

If ADACK is selected as the conversion clock, the ADC continues operation during stop3 mode. For guaranteed ADC operation, the MCU's voltage regulator must remain active during stop3 mode. Consult the module introduction for configuration information for this MCU.

If a conversion is in progress when the MCU enters stop3 mode, it continues until completion. Conversions can be initiated while the MCU is in stop3 mode by means of the hardware trigger or if continuous conversions are enabled.

A conversion complete event sets the COCO and generates an ADC interrupt to wake the MCU from stop3 mode if the ADC interrupt is enabled (AIEN = 1).

NOTE

It is possible for the ADC module to wake the system from low power stop and cause the MCU to begin consuming run-level currents without generating a system level interrupt. To prevent this scenario, software should ensure that the data transfer blocking mechanism (discussed in Section 10.4.4.2, "Completing Conversions) is cleared when entering stop3 and continuing ADC conversions.

10.4.8 MCU Stop1 and Stop2 Mode Operation

The ADC module is automatically disabled when the MCU enters either stop1 or stop2 mode. All module registers contain their reset values following exit from stop1 or stop2. Therefore the module must be re-enabled and re-configured following exit from stop1 or stop2.

10.5 Initialization Information

This section gives an example which provides some basic direction on how a user would initialize and configure the ADC module. The user has the flexibility of choosing between configuring the module for 8-bit or 10-bit resolution, single or continuous conversion, and a polled or interrupt approach, among many other options. Refer to Table 10-6, Table 10-7, and Table 10-8 for information used in this example.

NOTE

Hexadecimal values designated by a preceding 0x, binary values designated by a preceding %, and decimal values have no preceding character.

10.5.1 ADC Module Initialization Example

10.5.1.1 Initialization Sequence

Before the ADC module can be used to complete conversions, an initialization procedure must be performed. A typical sequence is as follows:

1. Update the configuration register (ADCCFG) to select the input clock source and the divide ratio used to generate the internal clock, ADCK. This register is also used for selecting sample time and low-power configuration.



Serial Peripheral Interface (S08SPIV3)

in LSBFE. Both variations of SPSCK polarity are shown, but only one of these waveforms applies for a specific transfer, depending on the value in CPOL. The SAMPLE IN waveform applies to the MOSI input of a slave or the MISO input of a master. The MOSI waveform applies to the MOSI output pin from a master and the MISO waveform applies to the MISO output from a slave. The \overline{SS} OUT waveform applies to the slave select output from a master (provided MODFEN and SSOE = 1). The master \overline{SS} output goes to active low at the start of the first bit time of the transfer and goes back high one-half SPSCK cycle after the end of the eighth bit time of the transfer. The \overline{SS} IN waveform applies to the slave select input of a slave.





When CPHA = 0, the slave begins to drive its MISO output with the first data bit value (MSB or LSB depending on LSBFE) when \overline{SS} goes to active low. The first SPSCK edge causes both the master and the slave to sample the data bit values on their MISO and MOSI inputs, respectively. At the second SPSCK edge, the SPI shifter shifts one bit position which shifts in the bit value that was just sampled and shifts the second data bit value out the other end of the shifter to the MOSI and MISO outputs of the master and slave, respectively. When CPHA = 0, the slave's \overline{SS} input must go to its inactive high level between transfers.



Chapter 15 Real-Time Counter (S08RTCV1)

15.1 Introduction

The RTC module consists of one 8-bit counter, one 8-bit comparator, several binary-based and decimal-based prescaler dividers, two clock sources, and one programmable periodic interrupt. This module can be used for time-of-day, calendar or any task scheduling functions. It can also serve as a cyclic wake up from low power modes without the need of external components.



15.3.2 RTC Counter Register (RTCCNT)

RTCCNT is the read-only value of the current RTC count of the 8-bit counter.



Table 15-4. RTCCNT Field Descriptions

| Field | Description |
|---------------|--|
| 7:0 RTCCNT | RTC Count. These eight read-only bits contain the current value of the 8-bit counter. Writes have no effect to this register. Reset, writing to RTCMOD, or writing different values to RTCLKS and RTCPS clear the count to 0x00. |

15.3.3 RTC Modulo Register (RTCMOD)





| Field | Description |
|---------------|--|
| 7:0 RTCMOD | RTC Modulo. These eight read/write bits contain the modulo value used to reset the count to 0x00 upon a compare match and set the RTIF status bit. A value of 0x00 sets the RTIF bit on each rising edge of the prescaler output. Writing to RTCMOD resets the prescaler and the RTCCNT counters to 0x00. Reset sets the modulo to 0x00. |

15.4 Functional Description

The RTC is composed of a main 8-bit up-counter with an 8-bit modulo register, a clock source selector, and a prescaler block with binary-based and decimal-based selectable values. The module also contains software selectable interrupt logic.

After any MCU reset, the counter is stopped and reset to 0x00, the modulus register is set to 0x00, and the prescaler is off. The 1-kHz internal oscillator clock is selected as the default clock source. To start the prescaler, write any value other than zero to the prescaler select bits (RTCPS).

Three clock sources are software selectable: the low power oscillator clock (LPO), the external clock (ERCLK), and the internal clock (IRCLK). The RTC clock select bits (RTCLKS) select the desired clock source. If a different value is written to RTCLKS, the prescaler and RTCCNT counters are reset to 0x00.



| Internal 1-kHz Clock Source | nnn | nnn | nnn | nnn | | |
|--------------------------------|------|------|------|------|------|------|
| RTC Clock (RTCPS = 0xA) | | | | | | |
| RTCCNT | 0x52 | 0x53 | 0x54 | 0x55 | 0x00 | 0x01 |
| | | | | | | |
| RTIF | | | | | | |
| | | | | | | |
| RTCMOD | | | 0x | 55 | | |

Figure 15-6. RTC Counter Overflow Example

In the example of Figure 15-6, the selected clock source is the 1-kHz internal oscillator clock source. The prescaler (RTCPS) is set to 0xA or divide-by-4. The modulo value in the RTCMOD register is set to 0x55. When the counter, RTCCNT, reaches the modulo value of 0x55, the counter overflows to 0x00 and continues counting. The real-time interrupt flag, RTIF, sets when the counter value changes from 0x55 to 0x00. A real-time interrupt is generated when RTIF is set, if RTIE is set.

15.5 Initialization/Application Information

This section provides example code to give some basic direction to a user on how to initialize and configure the RTC module. The example software is implemented in C language.

The example below shows how to implement time of day with the RTC using the 1-kHz clock source to achieve the lowest possible power consumption. Because the 1-kHz clock source is not as accurate as a crystal, software can be added for any adjustments. For accuracy without adjustments at the expense of additional power consumption, the external clock (ERCLK) or the internal clock (IRCLK) can be selected with appropriate prescaler and modulo values.



Timer/PWM Module (S08TPMV3)

• Edge-aligned PWM mode

The value of a 16-bit modulo register plus 1 sets the period of the PWM output signal. The channel value register sets the duty cycle of the PWM output signal. The user may also choose the polarity of the PWM output signal. Interrupts are available at the end of the period and at the duty-cycle transition point. This type of PWM signal is called edge-aligned because the leading edges of all PWM signals are aligned with the beginning of the period, which is the same for all channels within a TPM.

• Center-aligned PWM mode

Twice the value of a 16-bit modulo register sets the period of the PWM output, and the channel-value register sets the half-duty-cycle duration. The timer counter counts up until it reaches the modulo value and then counts down until it reaches zero. As the count matches the channel value register while counting down, the PWM output becomes active. When the count matches the channel value register while counting up, the PWM output becomes inactive. This type of PWM signal is called center-aligned because the centers of the active duty cycle periods for all channels are aligned with a count value of zero. This type of PWM is required for types of motors used in small appliances.

This is a high-level description only. Detailed descriptions of operating modes are in later sections.

16.1.3 Block Diagram

The TPM uses one input/output (I/O) pin per channel, TPMxCHn (timer channel n) where n is the channel number (1-8). The TPM shares its I/O pins with general purpose I/O port pins (refer to I/O pin descriptions in full-chip specification for the specific chip implementation).

Figure 16-2 shows the TPM structure. The central component of the TPM is the 16-bit counter that can operate as a free-running counter or a modulo up/down counter. The TPM counter (when operating in normal up-counting mode) provides the timing reference for the input capture, output compare, and edge-aligned PWM functions. The timer counter modulo registers, TPMxMODH:TPMxMODL, control the modulo value of the counter (the values 0x0000 or 0xFFFF effectively make the counter free running). Software can read the counter value at any time without affecting the counting sequence. Any write to either half of the TPMxCNT counter resets the counter, regardless of the data value written.



Timer/PWM Module (S08TPMV3)



Figure 16-2. TPM Block Diagram



Timer/PWM Module (S08TPMV3)

(becomes unlatched) when the TPMxCnSC register is written (whether BDM mode is active or not). Any write to the channel registers will be ignored during the input capture mode.

When BDM is active, the coherency mechanism is frozen (unless reset by writing to TPMxCnSC register) such that the buffer latches remain in the state they were in when the BDM became active, even if one or both halves of the channel register are read while BDM is active. This assures that if the user was in the middle of reading a 16-bit register when BDM became active, it will read the appropriate value from the other half of the 16-bit value after returning to normal execution. The value read from the TPMxCnVH and TPMxCnVL registers in BDM mode is the value of these registers and not the value of their read buffer.

In output compare or PWM modes, writing to either byte (TPMxCnVH or TPMxCnVL) latches the value into a buffer. After both bytes are written, they are transferred as a coherent 16-bit value into the timer-channel registers according to the value of CLKSB:CLKSA bits and the selected mode, so:

- If (CLKSB:CLKSA = 0:0), then the registers are updated when the second byte is written.
- If (CLKSB:CLKSA not = 0:0 and in output compare mode) then the registers are updated after the second byte is written and on the next change of the TPM counter (end of the prescaler counting).
- If (CLKSB:CLKSA not = 0:0 and in EPWM or CPWM modes), then the registers are updated after the both bytes were written, and the TPM counter changes from (TPMxMODH:TPMxMODL - 1) to (TPMxMODH:TPMxMODL). If the TPM counter is a free-running counter then the update is made when the TPM counter changes from 0xFFFE to 0xFFFF.

The latching mechanism may be manually reset by writing to the TPMxCnSC register (whether BDM mode is active or not). This latching mechanism allows coherent 16-bit writes in either big-endian or little-endian order which is friendly to various compiler implementations.

When BDM is active, the coherency mechanism is frozen such that the buffer latches remain in the state they were in when the BDM became active even if one or both halves of the channel register are written while BDM is active. Any write to the channel registers bypasses the buffer latches and directly write to the channel register while BDM is active. The values written to the channel register while BDM is active are used for PWM & output compare operation once normal execution resumes. Writes to the channel registers while BDM is active do not interfere with partial completion of a coherency sequence. After the coherency mechanism has been fully exercised, the channel registers are updated using the buffered values written (while BDM was not active) by the user.

16.4 Functional Description

All TPM functions are associated with a central 16-bit counter which allows flexible selection of the clock source and prescale factor. There is also a 16-bit modulo register associated with the main counter.

The CPWMS control bit chooses between center-aligned PWM operation for all channels in the TPM (CPWMS=1) or general purpose timing functions (CPWMS=0) where each channel can independently be configured to operate in input capture, output compare, or edge-aligned PWM mode. The CPWMS control bit is located in the main TPM status and control register because it affects all channels within the TPM and influences the way the main counter operates. (In CPWM mode, the counter changes to an up/down mode rather than the up-counting mode used for general purpose timer functions.)



All TPM interrupts are listed in Table 16-9 which shows the interrupt name, the name of any local enable that can block the interrupt request from leaving the TPM and getting recognized by the separate interrupt processing logic.

| Interrupt | Local Enable | Source | Description |
|-----------|-----------------|------------------|--|
| TOF | TOIE | Counter overflow | Set each time the timer counter reaches its terminal count (at transition to next count value which is usually 0x0000) |
| CHnF | CHnIE | Channel event | An input capture or output compare event took place on channel n |

| Table 16- | -9. Interrup | ot Summary |
|-----------|--------------|------------|
|-----------|--------------|------------|

The TPM module will provide a high-true interrupt signal. Vectors and priorities are determined at chip integration time in the interrupt module so refer to the user's guide for the interrupt module or to the chip's complete documentation for details.

16.6.2 Description of Interrupt Operation

For each interrupt source in the TPM, a flag bit is set upon recognition of the interrupt condition such as timer overflow, channel-input capture, or output-compare events. This flag may be read (polled) by software to determine that the action has occurred, or an associated enable bit (TOIE or CHnIE) can be set to enable hardware interrupt generation. While the interrupt enable bit is set, a static interrupt will generate whenever the associated interrupt flag equals one. The user's software must perform a sequence of steps to clear the interrupt flag before returning from the interrupt-service routine.

TPM interrupt flags are cleared by a two-step process including a read of the flag bit while it is set (1) followed by a write of zero (0) to the bit. If a new event is detected between these two steps, the sequence is reset and the interrupt flag remains set after the second step to avoid the possibility of missing the new event.

16.6.2.1 Timer Overflow Interrupt (TOF) Description

The meaning and details of operation for TOF interrupts varies slightly depending upon the mode of operation of the TPM system (general purpose timing functions versus center-aligned PWM operation). The flag is cleared by the two step sequence described above.

16.6.2.1.1 Normal Case

Normally TOF is set when the timer counter changes from 0xFFFF to 0x0000. When the TPM is not configured for center-aligned PWM (CPWMS=0), TOF gets set when the timer counter changes from the terminal count (the value in the modulo register) to 0x0000. This case corresponds to the normal meaning of counter overflow.



Development SupportChapter 17 Development Support



In 20-pin packages, V_{DDA}/V_{REFH} is internally connected to V_{DD} and V_{SSA}/V_{REFL} is internally connected to V_{SS}.

Figure 17-1. MC9S08EL32 Block Diagram Highlighting DBG Block



Development SupportChapter 17 Development Support



Appendix A Electrical Characteristics

| Num | С | Parameter | Symbol | V _{DD} (V) | Typ ¹ | Max ² | Unit |
|-----|----------------|---|-----------------------|------------------------|------------------|------------------|------|
| | | Stop2 mode supply current | | | | | |
| | С | –40°C (C,M, & V suffix) | | | 0.9 | _ | |
| | Р | 25°C (All parts) | | | 0.9 | 1 | |
| | P ⁵ | 85°C (C suffix only) | | 5 | 5.0 | 40.0 | μA |
| | P ⁵ | 105°C (V suffix only) | | | 11.0 | 50.0 | |
| 5 | P ⁵ | 125°C (M suffix only) | S2I _{DD} | | 29.1 | 65.0 | |
| | С | –40°C (C,M, & V suffix) | | | 0.9 | - | |
| | Р | 25°C (All parts) | | | 0.9 | - | |
| | P ⁵ | 85°C (C suffix only) | | 3 | 4.2 | 35.0 | μA |
| | P ⁵ | 105°C (V suffix only) | | | 8.8 | 45.0 | |
| | P ⁵ | 125°C (M suffix only) | | | 25 | 60.0 | |
| 6 | С | RTC adder to stop2 or stop3 ⁶ | S23I _{DDRTI} | 5 | 300 | 500 | nA |
| 0 | | | | 3 | 300 | 500 | nA |
| 7 | С | LVD adder to stop3 (LVDE = LVDSE = 1) | S3I _{DDLVD} | 5 | 110 | 180 | μA |
| , | | | | 3 | 90 | 160 | μA |
| 8 | С | Adder to stop3 for oscillator enabled ⁷ (EREFSTEN =1) | S3I _{DDOSC} | 5,3 | 5 | 8 | μA |

| Table A-7. | Supply | Current | Characteristics (| (continued) |) |
|------------|--------|---------|-------------------|-------------|---|
|------------|--------|---------|-------------------|-------------|---|

¹ Typical values for specs 1, 2, 3, 6, 7, and 8 are based on characterization data at 25°C. See Figure A-5 through Figure A-7 for typical curves across temperature and voltage.

² Max values in this column apply for the full operating temperature range of the device unless otherwise noted.

³ All modules except ADC active, ICS configured for FBELP, and does not include any dc loads on port pins

⁴ All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins

- ⁵ Stop currents are tested in production for 25°C on all parts. Tests at other temperatures depend upon the part number suffix and maturity of the product. Freescale may eliminate a test insertion at a particular temperature from the production test flow once sufficient data has been collectd and is approved.
- ⁶ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.
- ⁷ Values given under the following conditions: low range operation (RANGE = 0) with a 32.768kHz crystal and low power mode (HGO = 0).





Figure A-7. Typical Stop I_{DD} vs. Temperature (V_{DD} = 5V)

A.8 External Oscillator (XOSC) Characteristics

| Table A-8. Oscillator Electrical Specifications |
|---|
| (Temperature Range = -40 to 125°C Ambient) |

| Num | С | Rating | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|--|--------------------------------|--|------------------|------|-------------|
| | | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) | | | | | |
| | | Low range (RANGE = 0) | f _{lo} | 32 | — | 38.4 | kHz |
| 1 | С | High range (RANGE = 1) FEE or FBE mode 2 | f _{hi} | 1 | — | 5 | MHz |
| | | High range (RANGE = 1, HGO = 1) FBELP mode | f _{hi-hgo} | 1 | — | 16 | MHz |
| | | High range (RANGE = 1, HGO = 0) FBELP mode | f _{hi-lp} | 1 | — | 8 | MHz |
| 2 | _ | Load capacitors | C _{1,} C ₂ | See crystal or resonator manufacturer's recommendatio | | | r ation. |
| | | Feedback resistor | | | | | |
| 3 | — | Low range (32 kHz to 100 kHz) | R _F | — | 10 | — | MΩ |
| | | High range (1 MHz to 16 MHz) | | — | 1 | — | |
| | | Series resistor | | | | | |
| | | Low range, low gain (RANGE = $0, HGO = 0$) | | — | 0 | — | |
| | | Low range, high gain (RANGE = 0, HGO = 1) | | — | 100 | — | |
| 1 | | High range, low gain (RANGE = 1, HGO = 0) | Ba | — | 0 | — | kO |
| - | | High range, high gain (RANGE = 1, HGO = 1) | TIS . | | | | N32 |
| | | ≥ 8 MHz | | — | 0 | 0 | |
| | | 4 MHz | | — | 0 | 10 | |
| | | 1 MHz | | — | 0 | 20 | |



| Num | С | Rating | Symbol | Min | Typical | Мах | Unit |
|-----|---|--|----------------------|-----|----------------|-----|-------------------|
| 9 | D | Total deviation of trimmed DCO output frequency over voltage and temperature | Δf_{dco_t} | _ | + 0.5 - 1.0 | ±2 | %f _{dco} |
| 10 | D | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C | Δf_{dco_t} | _ | ± 0.5 | ± 1 | %f _{dco} |
| 11 | D | FLL acquisition time ² | t _{acquire} | | | 1 | ms |
| 12 | D | DCO output clock long term jitter (over 2 ms interval) ³ | C _{Jitter} | — | 0.02 | 0.2 | %f _{dco} |

Table A-9. ICS Frequency Specifications (continued) (Temperature Range = -40 to 125°C Ambient)

¹ TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.





A.10 Analog Comparator (ACMP) Electricals

Table A-10. Analog Comparator Electrical Specifications

| Num | С | Rating | Symbol | Min | Typical | Max | Unit |
|-----|-----|-------------------------|------------------|-----------------------|---------|-----------------|------|
| 1 | _ | Supply voltage | V _{DD} | 2.7 | — | 5.5 | V |
| 2 | C/T | Supply current (active) | IDDAC | — | 20 | 35 | μA |
| 3 | D | Analog input voltage | V _{AIN} | V _{SS} – 0.3 | — | V _{DD} | V |

1. Based on the average of several hundred units from a typical characterization lot.



Appendix A Electrical Characteristics



A.13 Flash and EEPROM Specifications

This section provides details about program/erase times and program-erase endurance for the Flash and EEPROM memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

| Num | С | Characteristic | Symbol | Min | Typical | Мах | Unit |
|-----|---|--|-------------------------|-------------------|-------------|------|-------------------|
| 1 | — | Supply voltage for program/erase | V _{prog/erase} | 2.7 | | 5.5 | V |
| 2 | _ | Supply voltage for read operation | V _{Read} | 2.7 | | 5.5 | V |
| 3 | | Internal FCLK frequency ¹ | f _{FCLK} | 150 | | 200 | kHz |
| 4 | _ | Internal FCLK period (1/f _{FCLK}) | t _{Fcyc} | 5 | | 6.67 | μS |
| 5 | _ | Byte program time (random location) ² | t _{prog} | 9 | | | t _{Fcyc} |
| 6 | | Byte program time (burst mode) ² t _{Burst} 4 | | t _{Fcyc} | | | |
| 7 | _ | Page erase time ² | t _{Page} | 4000 1 | | | t _{Fcyc} |
| 8 | _ | Mass erase time ² | t _{Mass} | 20,000 | | | t _{Fcyc} |
| 9 | С | Program/erase endurance ³ T_L to $T_H = -40^{\circ}C$ to +125°C $T = 25^{\circ}C$ | n _{FLPE} | 10,000 | 100,000 | | cycles |

| Table A-16. | Flash | Characteristics |
|-------------|-------|-----------------|
|-------------|-------|-----------------|



Appendix A Electrical Characteristics

¹ Data based on qualification test results.

A.14.2 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table A-18.

| Parameter | Symbol | Conditions | f _{OSC} /f _{BUS} | Result | Amplitude ¹ (Min) | Unit |
|--|---------------------|---|------------------------------------|--------|---------------------------------|------|
| | | | | A | N/A | |
| | V _{CS_EFT} | $V_{DD} = 5.0V$ $T_A = +25^{\circ}C$ 28 TSSOP package type | | В | ±300 – ±3700 | |
| Conducted susceptibility, electrical fast transient/burst (EFT/B) | | | 4MHz crystal 20MHz bus | С | N/A | V |
| | | | | D | N/A | |
| | | | | E | -3800 | |

Table A-18. Conducted Susceptibility, EFT/B

¹ Data based on qualification test results. Not tested in production.

The susceptibility performance classification is described in Table A-19.

| Result | | Performance Criteria | | | | |
|--------|----------------------------|---|--|--|--|--|
| А | No failure | The MCU performs as designed during and after exposure. | | | | |
| В | Self-recovering failure | The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed. | | | | |
| С | Soft failure | The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the RESET pin is asserted. | | | | |
| D | Hard failure | The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled. | | | | |
| E | Damage | The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation. | | | | |

Table A-19. Susceptibility Performance Classification