



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	40KB (40K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8ub31f40g-a-qfn24

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2. Ordering Information



#### Figure 2.1. EFM8UB3 Part Numbering

All EFM8UB3 family members have the following features:

- · CIP-51 Core running up to 48 MHz
- Three Internal Oscillators (48 MHz, 24.5 MHz, and 80 kHz)
- USB Full/Low speed Function Controller
- SMBus
- SPI
- UART
- · 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- Six 16-bit Timers
- Four Configurable Logic Units
- 2 Analog Comparators
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- · Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB3 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

# Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB31F40G-A-QSOP24	40	3328	17	16	8	8	Yes	-40 to +85 °C	QSOP24
EFM8UB31F40G-A-QFN24	40	3328	17	16	8	8	Yes	-40 to +85 °C	QFN24
EFM8UB30F40G-A-QFN20	40	3328	13	12	8	4	Yes	-40 to +85 °C	QFN20

#### 3.2 Power

Control over the device power consumption can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

# Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	—
Idle	<ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>	Set IDLE bit in PCON0	Any interrupt
Suspend	<ul> <li>Core and peripheral clocks halted</li> <li>HFOSC0 and HFOSC1 oscillators stopped</li> <li>Regulators in normal bias mode for fast wake</li> <li>Timer 3 and 4 may clock from LFOSC0</li> <li>Code resumes execution on wake event</li> </ul>	<ol> <li>Switch SYSCLK to HFOSC0</li> <li>Set SUSPEND bit in PCON1</li> </ol>	<ul> <li>USB0 Bus Activity</li> <li>Timer 4 Event</li> <li>SPI0 Activity</li> <li>Port Match Event</li> <li>Comparator 0 Falling Edge</li> <li>CLUn Interrupt-Enabled Event</li> </ul>
Stop	<ul> <li>All internal power nets shut down</li> <li>5V regulator remains active (if enabled)</li> <li>Internal 1.8 V LDO on</li> <li>Pins retain state</li> <li>Exit on any reset source</li> </ul>	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	<ul> <li>Core and peripheral clocks halted</li> <li>HFOSC0 and HFOSC1 oscillators stopped</li> <li>Regulators in low bias current mode for energy savings</li> <li>Timer 3 and 4 may clock from LFOSC0</li> <li>Code resumes execution on wake event</li> </ul>	<ol> <li>Switch SYSCLK to HFOSC0</li> <li>Set SNOOZE bit in PCON1</li> </ol>	<ul> <li>USB0 Bus Activity</li> <li>Timer 4 Event</li> <li>SPI0 Activity</li> <li>Port Match Event</li> <li>Comparator 0 Falling Edge</li> <li>CLUn Interrupt-Enabled Event</li> </ul>
Shutdown	<ul> <li>All internal power nets shut down</li> <li>5V regulator remains active (if enabled)</li> <li>Internal 1.8 V LDO off to save energy</li> <li>Pins retain state</li> <li>Exit on pin or power-on reset</li> </ul>	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	<ul><li>RSTb pin reset</li><li>Power-on reset</li></ul>

#### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0.

The port control block offers the following features:

- Up to 17 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 17 direct-pin interrupt sources with shared interrupt vector (Port Match).

#### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 48 MHz internal oscillator (HFOSC1), accurate to ±1.5% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
  - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
  - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

#### 3.5 Counters/Timers and PWM

#### Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

#### 3.10 Bootloader

All devices come pre-programmed with a USB bootloader. This bootloader resides in the code security page and last pages of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio in the [Documentation] area.



Figure 3.2. Flash Memory Map with Bootloader—40 KB Devices

Table 3.2.	Summary	of Pins	for	Bootloader	Communication
------------	---------	---------	-----	------------	---------------

Bootloader	Pins for Bootload Communication
USB	VBUS
	D+
	D-

#### 4.1.10 Temperature Sensor

### Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	757	_	mV		
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	17	_	mV		
Slope	М		_	2.85	—	mV/°C		
Slope Error <sup>1</sup>	E <sub>M</sub>		_	70	_	μV/°		
Linearity			_	0.5	_	°C		
Turn-on Time			_	1.8	_	μs		
Note: 1. Represents one standard deviation from the mean.								

#### 4.1.11 5 V Voltage Regulator

# Table 4.11. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range <sup>1</sup>	V <sub>REGIN</sub>	USB in use	3.7	_	5.5	V
		USB not in use	3.0	—	5.5	V
Output Voltage on VDD <sup>2</sup>	V <sub>REGOUT</sub>	Regulation range (VREGIN ≥ 4.1V)	3.1	3.4	3.6	V
		Dropout range (VREGIN < 4.1V)	—	V <sub>REGIN</sub> – V <sub>DROPOUT</sub>	—	V
Output Current <sup>2</sup>	I <sub>REGOUT</sub>		_	_	100	mA
Dropout Voltage	V <sub>DROPOUT</sub>	Output Current = 100 mA	—	—	0.7	V

Note:

1. Input range to meet the Output Voltage on VDD specification. If the 5 V voltage regulator is not used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

#### 4.1.12 1.8 V Internal LDO Voltage Regulator

# Table 4.12. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Voltage	V <sub>OUT_1.8V</sub>		1.77	1.84	1.92	V

# 4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential, $V_{CM}$ = 1.65 V	_	250	—	ns
(Highest Speed)		-100 mV Differential, V <sub>CM</sub> = 1.65 V	_	213	_	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential, $V_{CM}$ = 1.65 V		1.06	_	μs
est Power)		-100 mV Differential, V <sub>CM</sub> = 1.65 V		3.4	_	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.3	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8.55	_	mV
		CPHYP = 10	_	17.1	_	mV
		CPHYP = 11	_	33.6	—	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.3	—	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8.55	—	mV
		CPHYN = 10	_	-17.1	—	mV
		CPHYN = 11	_	-34.2	—	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00		1.2	—	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4.9	—	mV
		CPHYP = 10	_	10.4	—	mV
		CPHYP = 11	_	20.8	—	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-1.2	—	mV
Mode 3 (CPMD = 11)		CPHYN = 01		-4.9	—	mV
		CPHYN = 10	_	-10	—	mV
		CPHYN = 11	_	-20.8	—	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>	Direct comparator input	-0.25	_	V <sub>DD</sub> +0.25	V
		Reference DAC input	1.2		V <sub>DD</sub>	V
Reference DAC Resolution	N <sub>bits</sub>			6		bits
Reference DAC Input Impedance	R <sub>CPREF</sub>			2.75	_	MΩ
Input Pin Capacitance	C <sub>CP</sub>		_	7.5	_	pF
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>			68.5	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>			65	_	dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-11	-1.8	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°

# Table 4.13. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>		0.33	_	_	μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>		0.67	_	—	μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		0.67	_	_	μs
Data Hold Time	t <sub>HD:DAT</sub>		275 <sup>3</sup>	_	_	ns
Data Setup Time	t <sub>SU:DAT</sub>		300 <sup>3</sup>	_	_	ns
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>		25	_	_	ms
Clock Low Period	t <sub>LOW</sub>		0.33	_	_	μs
Clock High Period	t <sub>HIGH</sub>		0.67		50 <sup>4</sup>	μs

Note:

1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.

2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective frequency must not exceed 256 kHz.

3. Data setup and hold timing at 40 MHz or lower with EXTHOLD set to 1.

4. SMBus has a maximum requirement of 50 μs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 μs. I2C can support periods longer than 50 μs.

Parameter	Symbol	Clocks
SMBus Operating Frequency	f <sub>SMB</sub>	f <sub>CSO</sub> / 3
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	2 / f <sub>CSO</sub>
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>	1 / f <sub>CSO</sub>
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	2 / f <sub>CSO</sub>
STOP Condition Setup Time	t <sub>SU:STO</sub>	2 / f <sub>CSO</sub>
Clock Low Period	t <sub>LOW</sub>	1 / f <sub>CSO</sub>
Clock High Period	t <sub>HIGH</sub>	2 / f <sub>CSO</sub>
Note: 1. f <sub>CSO</sub> is the SMBus peripheral clock source overflow frequency.		

# Table 4.18. SMBus Peripheral Timing Formulas (Master Mode)





# 4.2 Thermal Conditions

#### Table 4.19. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Thermal Resistance	θ <sub>JA</sub>	QFN20 Packages	-	60	_	°C/W		
		QFN24 Packages	-	30	_	°C/W		
		QSOP24 Packages	-	65	_	°C/W		
		QFN32 Packages	-	26	_	°C/W		
Note:								
1. Thermal resistance assumes a multi-laver PCB with any exposed pad soldered to a PCB pad.								

зy iy expose ea p р

# 5. Typical Connection Diagrams

### 5.1 Power

The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal regulator used and USB is connected (bus-powered).



Figure 5.1. Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered)

### 5.2 USB

Figure 5.4 Bus-Powered Connection Diagram for USB Pins on page 35 shows a typical connection bus-powered diagram for the USB pins of the EFM8UB3 devices including ESD protection diodes on the USB pins. Bypass capacitors on VREGIN and VDD are required as discussed in 5.1 Power, but are not shown in the figure.

**Note:** The VBUS pin is not required as a sensing pin for proper operation in bus-powered configurations. Rather than using VBUS as a sensing pin, it is recommended to use the VBUS pin only as a GPIO by clearing VBUSEN and VBUSIE to 0 in the USB0CF register. To do this using the USB stack, set the device to use bus-powered mode.



Figure 5.4. Bus-Powered Connection Diagram for USB Pins

#### 5.3 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in *AN124: Pin Sharing Techniques* for the C2 Interface. Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.



Figure 5.6. Debug Connection Diagram

#### 5.4 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: 8-bit MCU Printed Circuit Board Design Notes contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).



Figure 6.2. EFM8UB3x-QFN24 Pinout

Table 6.2. Pin Definitions for EFM8UB3x-QFN24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
2	GND	Ground			ADC0.19



Figure 6.3. EFM8UB3x-QFN20 Pinout

#### Table 6.3. Pin Definitions for EFM8UB3x-QFN20

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
				CLU0A.6	AGND
				CLU3A.7	

Dimension	Min	Тур	Мах			
Note:	Note:					
1. All dimensions shown are in millimeters (mm) unless otherwise noted.						
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.						
3. This drawing conforms to JEDEC Solid State Outline MO-220.						
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.						

Max

# Note:

Dimension

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 0.9 mm square openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7.3 Package Marking



Figure 7.3. Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 8. QSOP24 Package Specifications

### 8.1 Package Dimensions



Figure 8.1. Package Drawing

# Table 8.1. Package Dimensions

Dimension	Min	Тур	Мах	
A	—	_	1.75	
A1	0.10	—	0.25	
b	0.20	_	0.30	
с	0.10	_	0.25	
D	8.65 BSC			
E	6.00 BSC			
E1	3.90 BSC			
е	0.635 BSC			
L	0.40 — 1.27			

Dimension	Min	Тур	Мах	
theta	0°	—	8°	
ааа	0.20			
bbb	0.18			
ссс	0.10			
ddd	0.10			
Note:	•			

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 8.3 Package Marking



Figure 8.3. Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 9. QFN20 Package Specifications

### 9.1 QFN20 Package Dimensions





Table 9.1.	QFN20	Package	Dimensions
------------	-------	---------	------------

Dimension	Min	Тур	Мах	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3	0.20 REF			
b	0.18	0.25	0.30	
c	0.25	0.30	0.35	
D	3.00 BSC			
D2	1.6	1.70	1.80	
e	0.50 BSC			
E	3.00 BSC			

Silicon Labs





# **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







v Sut

Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com