



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0	
Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SMBus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	40KB (40K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8ub31f40g-a-qfn24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.	Pin Definitions
	6.1 EFM8UB3x-QSOP24 Pin Definitions
	6.2 EFM8UB3x-QFN24 Pin Definitions
	6.3 EFM8UB3x-QFN20
7.	QFN24 Package Specifications.
	7.1 QFN24 Package Dimensions.
	7.2 PCB Land Pattern
	7.3 Package Marking.
8.	QSOP24 Package Specifications
	8.1 Package Dimensions
	8.2 PCB Land Pattern
	8.3 Package Marking
9.	QFN20 Package Specifications.
	9.1 QFN20 Package Dimensions
	9.2 QFN20 PCB Land Pattern
	9.3 QFN20 Package Marking
10). Revision History

3.2 Power

Control over the device power consumption can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	—	—
Idle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 USB0 Bus Activity Timer 4 Event SPI0 Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down 5V regulator remains active (if enabled) Internal 1.8 V LDO on Pins retain state Exit on any reset source 	 Clear STOPCF bit in REG0CN Set STOP bit in PCON0 	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 USB0 Bus Activity Timer 4 Event SPI0 Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down 5V regulator remains active (if enabled) Internal 1.8 V LDO off to save energy Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	 RSTb pin reset Power-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0.

The port control block offers the following features:

- Up to 17 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 17 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.6 Communications and Other Digital Peripherals

Universal Serial Bus (USB0)

The USB0 peripheral provides a full-speed USB 2.0 compliant device controller and PHY with additional Low Energy USB features. The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation, and includes a dedicated USB oscillator with clock recovery mechanism for crystal-free operation. No external components are required. The USB function controller (USB0) consists of a Serial Interface Engine (SIE), USB transceiver (including matching resistors and configurable pull-up resistors), and 1 KB FIFO block. The Low Energy Mode ensures the current consumption is optimized and enables USB communication on a strict power budget.

The USB0 module includes the following features:

- · Full and Low Speed functionality.
- Implements 4 bidirectional endpoints.
- Low Energy Mode to reduce active supply current based on bus bandwidth.
- · USB 2.0 compliant USB peripheral support (no host capability).
- Direct module access to 1 KB of RAM for FIFO memory.
- Clock recovery to meet USB clocking requirements with no external components.
- · Charger detection circuitry with automatic detection of SDP, CDP, and DCP interfaces.
- D+ and D- can be routed to ADC input to support ACM and proprietary charger architectures.

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- Automatic start and stop generation.
- · Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- Auto-baud detection.
- LIN break and sync field detection.
- CTS / RTS hardware flow control.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- · Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- 8-bit programmable clock rate (master).
- Programmable receive timeout (slave).
- Two byte FIFO on transmit and receive.
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- · Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps), Fast (400 kbps), and Fast Mode Plus (1 Mbps) transfer speeds
- · Support for master, slave, and multi-master modes
- · Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (two-byte) to help increase throughput in faster applications

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- Can be used to synchronize and trigger multiple on-chip resources (ADC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

4.1.4 Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1 , 2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1, 2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}	5 V Voltage Regulator used	2.7	_	5.5	V
		5 V Voltage Regulator bypassed	2.3	—	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 48 MHz				

Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	—	170	_	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t _{SLEEPWK}	SYSCLK = HFOSC0	—	12	_	μs
		CLKDIV = 0x00				

4.1.6 Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0 ((24.5 MHz)			1		
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz
Power Supply Sensitivity	PSS _{HFOS} co	T _A = 25 °C	_	0.5	_	%/V
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	40	_	ppm/°C
High Frequency Oscillator 1 ((48 MHz)			1		
Oscillator Frequency	f _{HFOSC1}	Full Temperature and Supply Range	47.3	48	48.7	MHz
Power Supply Sensitivity	PSS _{HFOS} C1	T _A = 25 °C	_	0.02		%/V
Temperature Sensitivity	TS _{HFOSC1}	V _{DD} = 3.0 V	_	45	_	ppm/°C
Low Frequency Oscillator (80) kHz)		1	1	L	1
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	_	0.05	—	%/V
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	_	65		ppm/°C

Table 4.6. Internal Oscillators

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
External Input CMOS Clock	f _{CMOS}		0	—	48	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t _{CMOSH}		9	_	_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		9	_	_	ns

Table 4.8. ADC

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Resolution	N _{bits}	12 Bit Mode		12		
		10 Bit Mode		10		Bits
Throughput Rate	f _S	12 Bit Mode		_	200	ksps
(High Speed Mode)		10 Bit Mode	_	_	800	ksps
Throughput Rate	f _S	12 Bit Mode	_	_	62.5	ksps
(Low Power Mode)		10 Bit Mode	_	_	250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns
		Low Power Mode	450	_	_	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,		_	6.25	MHz
		Reference is 2.4 V internal				
		High Speed Mode,	_	_	12.5	MHz
		Reference is not 2.4 V internal				
		Low Power Mode		_	4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion,		1.1		μs
		SAR Clock = 12.25 MHz,				
		System Clock = 24.5 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF
		Gain = 0.5	_	2.5	_	pF
Input Pin Capacitance	C _{IN}		_	20	_	pF
Input Mux Impedance	R _{MUX}		_	550	_	Ω
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Gain = 1	0	_	V _{REF}	V
		Gain = 0.5	0	_	2xV _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}			70	_	dB
DC Performance						
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±2.3	LSB
		10 Bit Mode		±0.2	±0.6	LSB
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode	-1	±0.7	1.9	LSB
teed Monotonic)		10 Bit Mode		±0.2	±0.6	LSB
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	-3	0	3	LSB
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}			0.004	_	LSB/°C

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	757	—	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	17	_	mV
Slope	М			2.85	_	mV/°C
Slope Error ¹	E _M		_	70	_	μV/°
Linearity			_	0.5	_	°C
Turn-on Time				1.8	_	μs
Note: 1. Represents one standard	deviation from th	e mean.			1	1

4.1.11 5 V Voltage Regulator

Table 4.11. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range ¹	V _{REGIN}	USB in use	3.7	—	5.5	V
		USB not in use	3.0	—	5.5	V
Output Voltage on VDD ²	V _{REGOUT}	Regulation range (VREGIN ≥ 4.1V)	3.1	3.4	3.6	V
		Dropout range (VREGIN < 4.1V)	_	V _{REGIN} – V _{DROPOUT}	_	V
Output Current ²	I _{REGOUT}		_	—	100	mA
Dropout Voltage	V _{DROPOUT}	Output Current = 100 mA		—	0.7	V

Note:

1. Input range to meet the Output Voltage on VDD specification. If the 5 V voltage regulator is not used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

4.1.12 1.8 V Internal LDO Voltage Regulator

Table 4.12. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Voltage	V _{OUT_1.8V}		1.77	1.84	1.92	V

4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential, V_{CM} = 1.65 V	_	250	—	ns
(Highest Speed)		-100 mV Differential, V _{CM} = 1.65 V	_	213	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential, V_{CM} = 1.65 V	_	1.06	_	μs
est Power)		-100 mV Differential, V _{CM} = 1.65 V	_	3.4	_	μs
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.3	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01		8.55	_	mV
		CPHYP = 10		17.1	_	mV
		CPHYP = 11	_	33.6	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00		-0.3	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8.55	_	mV
		CPHYN = 10	_	-17.1	—	mV
		CPHYN = 11	—	-34.2	—	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.2	—	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4.9	—	mV
		CPHYP = 10	_	10.4	—	mV
		CPHYP = 11	—	20.8	—	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00		-1.2	—	mV
Mode 3 (CPMD = 11)		CPHYN = 01		-4.9	—	mV
		CPHYN = 10		-10	—	mV
		CPHYN = 11		-20.8	—	mV
Input Range (CP+ or CP-)	V _{IN}	Direct comparator input	-0.25		V _{DD} +0.25	V
		Reference DAC input	1.2		V _{DD}	V
Reference DAC Resolution	N _{bits}			6		bits
Reference DAC Input Impedance	R _{CPREF}		_	2.75	_	MΩ
Input Pin Capacitance	C _{CP}			7.5	_	pF
Common-Mode Rejection Ratio	CMRR _{CP}			68.5		dB
Power Supply Rejection Ratio	PSRR _{CP}		_	65		dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-11	-1.8	10	mV
	TC _{OFF}			3.5		μV/°

Table 4.13. Comparators


4.1.14 Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Propagation Delay through LUT	t _{DLY_LUT}	Through single CLU	_	—	38.7	ns
		Using an external pin				
		Through single CLU	—	1.6	5.0	ns
		Using an internal connection				
Propagation Delay through D flip-	t _{DLY_DFF}	Through single CLU	—	_	38.7	ns
flop clock		Using an external pin				
		Through single CLU	_	1.4	5.6	ns
		Using an internal connection				
Clocking Frequency	F _{CLK}	1 or 2 CLUs Cascaded	_	_	48	MHz
		3 or 4 CLUs Cascaded	-	—	48	MHz

Table 4.14. Configurable Logic

Parameter	Symbol	Clocks
SMBus Operating Frequency	f _{SMB}	f _{CSO} / 3
Bus Free Time Between STOP and START Conditions	t _{BUF}	2 / f _{CSO}
Hold Time After (Repeated) START Condition	t _{HD:STA}	1 / f _{CSO}
Repeated START Condition Setup Time	t _{SU:STA}	2 / f _{CSO}
STOP Condition Setup Time	t _{SU:STO}	2 / f _{CSO}
Clock Low Period	t _{LOW}	1 / f _{CSO}
Clock High Period	t _{HIGH}	2 / f _{CSO}

Table 4.18. SMBus Peripheral Timing Formulas (Master Mode)





4.2 Thermal Conditions

Table 4.19. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	θ _{JA}	QFN20 Packages	-	60	_	°C/W
		QFN24 Packages	-	30	_	°C/W
		QSOP24 Packages	-	65	_	°C/W
		QFN32 Packages	-	26	_	°C/W
Note:	I					
1. Thermal resistance assume	es a multi-layer P	CB with any exposed pad soldered to	a PCB pad			

зy iy expose ea p р The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal regulator used and USB is connected (self-powered).




Figure 5.2. Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered)

The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal 5 V-to-3.3 V regulator is not used.




Figure 5.3. Connection Diagram with Voltage Regulator Not Used (Self-Powered)

6. Pin Definitions

6.1 EFM8UB3x-QSOP24 Pin Definitions




Figure 6.1. EFM8UB3x-QSOP24 Pinout

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
12	P1.5	Multifunction I/O	Yes		ADC0.13
					CMP1P.5
					CMP1N.5
15	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
16	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
17	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2
18	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CMP1P.1
					CMP1N.1
19	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				CLU0B.6	CMP1P.0
				CLU2A.7	CMP1N.0
				CLU3OUT	
20	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7
				CLU1A.7	
				CLU3A.6	
21	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
				CLU1B.6	
				CLU2OUT	
22	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART1_RX	
				CLU1B.7	
				CLU2A.6	




Figure 6.3. EFM8UB3x-QFN20 Pinout

Table 6.3. Pin Definitions for EFM8UB3x-QFN20

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
				CLU0A.6	AGND
				CLU3A.7	

8. QSOP24 Package Specifications

8.1 Package Dimensions




Figure 8.1. Package Drawing

Table 8.1. Package Dimensions

Dimension	Min	Тур	Мах
A	_	—	1.75
A1	0.10	—	0.25
b	0.20	_	0.30
С	0.10	_	0.25
D	8.65 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	0.635 BSC		
L	0.40 — 1.27		

Dimension	Min	Тур	Мах	
theta	0°	_	8°	
ааа		0.20		
bbb	0.18			
ссс	0.10			
ddd	0.10			
Note:	,			

1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.


3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions





Dimension	Min	Тур	Мах	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3		0.20 REF		
b	0.18	0.25	0.30	
С	0.25	0.30	0.35	
D	3.00 BSC			
D2	1.6	1.70	1.80	
е	0.50 BSC			
E	3.00 BSC			

Dimension	Min	Мах		
Note:				
1. All dimensions shown are in millimeters (m	n) unless otherwise noted.			
2. Dimensioning and Tolerancing is per the Al	ISI Y14.5M-1994 specification.			
3. This Land Pattern Design is based on the I	PC-7351 guidelines.			
 All metal pads are to be non-solder mask d minimum, all the way around the pad. 	efined (NSMD). Clearance between the s	older mask and the metal pad is to be 60 μm		
5. A stainless steel, laser-cut and electro-polis	hed stencil with trapezoidal walls should	be used to assure good solder paste release		
6. The stencil thickness should be 0.125 mm	5 mils).			
7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.				
8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.				
9. A No-Clean, Type-3 solder paste is recomm	nended.			

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN20 Package Marking




Figure 9.3. QFN20 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. Revision History

Revision 1.1

October 20th, 2017

- Updated the front page diagram to indicate USB and SPI are available in Snooze mode.
- · Updated the front page and 1. Feature List to refer to two analog comparators.
- Corrected the number of I/O mentioned on the front page.
- · Added "Pre-programmed USB Bootloader" to 1. Feature List.
- Updated I/O tolerance range to V_{IO} + 2.5 V in 1. Feature List.
- Updated 3.1 Introduction to mention all device documentation.
- Updated 3.2 Power to remove mention of the I2C Slave peripheral.
- Added bootloader pinout information to 3.10 Bootloader.
- Corrected the application note number for AN124: Pin Sharing Techniques for the C2 Interface in 5.3 Debug.
- Added a note to Table 4.2 Power Consumption on page 17 providing more information about the Comparator Reference specification.
- Added maximum specifications to 4.1.14 Configurable Logic Propagation Delay through LUT (internal connection) and Propagation Delay through D flip-flop clock (internal connection).
- Updated 4.1.15 Port I/O to refer to V_{IO} instead of V_{DD} for I/O specifications. Also added a note that V_{IO} = V_{DD} on devices without a VIO pin.
- Added specifications for 4.1.17 SMBus.
- Updated 4.3 Absolute Maximum Ratings to correct the GPIO pin associated with VBUS and update the maximum specifications to be relative to VIO, not VDD.
- Added a VIO specification to 4.3 Absolute Maximum Ratings.
- Updated text and figures in 5.1 Power to remove mention of the VBUS pin.
- Updated the title of Figure 5.3 Connection Diagram with Voltage Regulator Not Used (Self-Powered) on page 34 to include "Self-Powered".
- Updated to show a resistor divider on VBUS in Figure 5.5 Self-Powered Connection Diagram for USB Pins on page 36. Also added two notes regarding VBUS.
- Updated the revision history format.

Revision 1.0

July 20th, 2017

· Initial release.