

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Discontinued at Digi-Key
Number of LABs/CLBs	660
Number of Logic Elements/Cells	5280
Total RAM Bits	1171456
Number of I/O	21
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	30-UFBGA, WLCSP
Supplier Device Package	30-WLCSP (2.54x2.12)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40up5k-uwg30itr50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.24. iCE40 UltraPlus Family Timing Adders	36
4.25. iCE40 UltraPlus External Switching Characteristics	37
4.26. sysCLOCK PLL Timing	38
4.27. SPI Master or NVCM Configuration Time	38
4.28. sysCONFIG Port Timing Specifications	39
4.29. RGB LED Drive	40
4.30. Switching Test Conditions	40
5. Pinout Information	41
5.1. Signal Descriptions	41
5.1.1. Power Supply Pins	41
5.1.2. Configuration Pins	41
5.1.3. Configuration SPI Pins	41
5.1.4. Global Pins	42
5.1.5. General I/O, LED Pins	
5.2. Pin Information Summary	44
5.3. iCE40UP Part Number Description	45
5.3.1. Tape and Reel Quantity	45
5.4. Ordering Part Numbers	
5.4.1. Industrial	
Supplemental Information	46
Technical Support	
Revision History	48
Figures	
Figure 3.1. iCE40UP5K Device, Top View	
Figure 3.2. PLB Block Diagram	
Figure 3.3. PLL Diagram	
Figure 3.4. sysMEM Memory Primitives	
Figure 3.5. SPRAM Primitive	
Figure 3.6. sysDSP Functional Block Diagram (16-bit x 16-bit Multiply-Accumulate)	
Figure 3.7. sysDSP 8-bit x 8-bit Multiplier	
Figure 3.8. DSP 16-bit x 16-bit Multiplier	
Figure 3.9. I/O Bank and Programmable I/O Cell	
Figure 3.10. iCE I/O Register Block Diagram	
Figure 4.1. Power Up Sequence with SPE_VCCIO1 and VPP_2V5 Not Connected Together	
Figure 4.2. Power Up Sequence with All Supplies Connected Together to 1.8 V	
Figure 4.3. Output Test Load, LVCMOS Standards	40



## **Tables**

Table 2.1. ICE40 UltraPlus Family Selection Guide	٠٠٠٠٠ ک
Table 3.1. Logic Cell Signal Descriptions	
Table 3.2. Global Buffer (GBUF) Connections to Programmable Logic Blocks	
Table 3.3. PLL Signal Descriptions	14
Table 3.4. sysMEM Block Configurations	
Table 3.5. EBR Signal Descriptions	15
Table 3.6. SPRAM Signal Descriptions	17
Table 3.7. Output Block Port Description	18
Table 3.8. PIO Signal List	24
Table 3.9. Supported Input Standards	25
Table 3.10. Supported Output Standards	25
Table 4.1. Absolute Maximum Ratings	28
Table 4.2. Recommended Operating Conditions	28
Table 4.3. Power Supply Ramp Rates	29
Table 4.4. Power-On-Reset Voltage Levels	30
Table 4.5. DC Electrical Characteristics	31
Table 4.6. Supply Current 1, 2, 3, 4, 5	31
Table 4.7. User I <sup>2</sup> C Specifications	32
Table 4.8. I <sup>2</sup> C 50 ns Delay	32
Table 4.9. I <sup>2</sup> C 50 ns Filter	32
Table 4.10. User SPI Specifications	32
Table 4.11. Internal Oscillators (HFOSC, LFOSC)	33
Table 4.12. sysI/O Recommended Operating Conditions	33
Table 4.13. sysI/O Single-Ended DC Electrical Characteristics	33
Table 4.14. Differential Comparator Electrical Characteristics	34
Table 4.15. Pin-to-Pin Performance (LVCMOS25)	34
Table 4.16. Register-to-Register Performance	34
Table 4.17. sysDSP Timing	35
Table 4.18. Single Port RAM Timing	
Table 4.19. Maximum sysIO Buffer Performance	36
Table 4.20. iCE40 UltraPlus Family Timing Adders	
Table 4.21. iCE40 UltraPlus External Switching Characteristics	
Table 4.22. sysCLOCK PLL Timing	38
Table 4.23. SPI Master or NVCM Configuration Time	38
Table 4.24. sysCONFIG Port Timing Specifications	39
Table 4.25 RGR LED	10



# **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition
DFF	D-style Flip-Flop
DSP	Digital Signal Processor
EBR	Embedded Block RAM
HFOSC	High Frequency Oscillator
I <sup>2</sup> C	Inter-Integrated Circuit
LFOSC	Low Frequency Oscillator
LUT	Look Up Table
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
NVCM	Non Volatile Configuration Memory
PCLK	Primary Clock
PFU	Programmable Functional Unit
PIC	Programmable I/O Cells
PLB	Programmable Logic Blocks
PLL	Phase Locked Loops
SoC	System on a Chip
SPI	Serial Peripheral Interface
SPR	Single Port RAM
WLCSP	Wafer Level Chip Scale Packaging



## 1. General Description

iCE40 UltraPlus family from Lattice Semiconductor is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. iCE40 UltraPlus is compatible with Lattice's iCE40 Ultra family devices, containing all the functions iCE40 Ultra family has except the high current IR LED driver. In addition, the iCE40 UltraPlus features an additional 1 Mb SRAM, additional DSP blocks, with additional LUTs, all which can be used to support an always-on Voice Recognition function in the mobile devices, without the need to keep the higher power consuming voice codec on all the time.

The iCE40 UltraPlus family includes integrated SPI and I<sup>2</sup>C blocks to interface with virtually all mobile sensors and application processors. In addition, the iCE40 UltraPlus family also features two I/O pins that can support the interface to I3C devices. There are two on-chip oscillators, 10 kHz and 48 MHz, the LFOSC (10 kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.

The iCE40 UltraPlus family also features DSP functional block to off-load Application Processor to pre-process information sent from the mobile device, such as voice data. The RGB PWM IP, with the three 24 mA constant current RGB outputs on the iCE40 UltraPlus provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.

The iCE40 UltraPlus family of devices are targeting for mobile applications to perform all the functions in iCE40 Ultra devices, such as Service LED, GPIO Expander, SDIO Level Shift, and other custom functions. In addition, the iCE40 UltraPlus family devices are also targeting for Voice Recognition application.

The iCE40 UltraPlus family features two device densities, 2800 to 5280 Look Up Tables (LUTs) of logic with programmable I/Os that can be used as either SPI/I<sup>2</sup>C interface ports or general purpose I/O's. Two of the iCE40 UltraPlus I/Os can be used to interface to higher performance I3C. It also has up to 120 kb of Block RAMs, plus 1024 kb of Single Port SRAMs to work with user logic.

### 1.1. Features

- Flexible Logic Architecture
  - Two devices with 2800 to 5280 LUTs
  - Offered in WLCS and QFN packages
- Ultra-low Power Devices
  - Advanced 40 nm low power process
  - As low as 100 μA standby current typical
- Embedded Memory
  - Up to 1024 kb Single Port SRAM
  - Up to 120 kb sysMEM™ Embedded Block RAM
- Two Hardened I<sup>2</sup>C Interfaces
  - Two I/O pins to support I3C interface
- Two Hardened SPI Interfaces
- Two On-Chip Oscillators
  - Low Frequency Oscillator 10 kHz
  - High Frequency Oscillator 48 MHz
- 24 mA Current Drive RGB LED Outputs
  - Three drive outputs in each device
  - User selectable sink current up to 24 mA
- On-chip DSP
  - Signed and unsigned 8-bit or 16-bit functions
  - Functions include Multiplier, Accumulator, and Multiply-Accumulate (MAC)
- Flexible On-Chip Clocking
  - Eight low skew global signal resource, six can be directly driven from external pins
  - One PLL with dynamic interface per device
- Flexible Device Configuration
  - SRAM is configured through:
    - Standard SPI Interface
    - Internal Nonvolatile Configuration Memory (NVCM)
- Ultra-Small Form Factor
  - As small as 2.15 mm × 2.55 mm
- Applications
  - Always-On Voice Recognition Application
  - Smartphones
  - Tablets and Consumer Handheld Devices
  - Handheld Commercial and Industrial Devices
  - Multi Sensor Management Applications
  - Sensor Pre-processing and Sensor Fusion
  - Always-On Sensor Applications
  - USB 3.1 Type C Cable Detect / Power Delivery Applications



### 3.1.4. sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 UltraPlus devices have one sysCLOCK PLL. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal Oscillator Generators from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 UltraPlus global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 3.3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

There is an additional feature in the iCE40 UltraPlus PLL. There are two FPGA controlled inputs, SCLK and SDI, that allows the user logic to serially shift in data thru SDI, clocked by SCLK clock. The data shifted in would change the configuration settings of the PLL. This feature allows the PLL to be time multiplexed for different functions, with different clock rates. After the data is shifted in, user would simply pulse the RESET input of the PLL block, and the PLL will re-lock with the new settings. For more details, refer to TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.




Figure 3.3. PLL Diagram

Table 3.3 provides signal descriptions of the PLL block.



**Note**: For iCE40 UltraPlus, the primitive name without "Nxx" uses rising-edge Read and Write clocks. "NR" uses rising-edge Write clock and falling-edge Read clock. "NRW" uses falling-edge Write clock and rising-edge Read clock. "NRNW" uses failing-edge clocks on both Read and Write.

### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration.


By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### **Memory Cascading**

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### **RAM4k Block**

Figure 3.4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.



**Figure 3.4. sysMEM Memory Primitives** 

Table 3.5 lists the EBR signals.

**Table 3.5. EBR Signal Descriptions** 

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines.
		0 – Write bit
		1 – Do not write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.
------	-------	--

For further information on the sysMEM EBR block, refer to TN1250, Memory Usage Guide for iCE40 Devices.

### 3.1.6. sysMEM Single Port RAM Memory (SPRAM)

The SPRAM block is implemented to be accessed only as single port. Each block of SPRAM is designed to be 16K x 16 (256 kbits) in size. See Figure 3.5.

#### **SPRAM Data Width**

The SPRAM is designed with fixed 16-bit data width. However, the block contains nibble mask control on the write input that allows the user logic to operate the SPRAM as x4 or x8 with this control on the write side, and user logic to select which nible/byte in the read side.

#### **SPRAM Initialization and ROM Operation**

There is no pre-load into the SPRAM during device configuration, therefore, the SPRAM is not initialized after configuration.

#### **SPRAM Cascading**

Deeper SPRAM can be created using multiple SPRAM blocks, up to four blocks (64K x 16)

#### **SPRAM Power Modes**

There are three power modes in the SPRAM that the users can select during normal operation. This reduces the SPRAM block power when it is not needed, allow lower power consumption in an always-on application. These modes are:

- Standby Mode: SPRAM stops all activity, and SPRAM freezes in its current state. Memory contents are retained, memory outputs are retained, and all register contents are retained.
- **Sleep Mode**: SPRAM block is shut down on all peripheral circuit, except the memory core. Memory contents are retained, memory outputs and register contents are clear and become unknown.
- **Power Off Mode**: Power source to the SPRAM is disconnected. This is the lowest power state. Memory contents are lost. Memory outputs are unknown.




Figure 3.5. SPRAM Primitive

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.7. sysDSP 8-bit x 8-bit Multiplier

Figure 3.8 shows the path for an 16-bit x 16-bit Multiplier using the upper half of sysDSP block.






Figure 3.8. DSP 16-bit x 16-bit Multiplier

### 3.1.8. sysIO Buffer Banks

iCE40 UltraPlus devices have up to three I/O banks with independent  $V_{CCIO}$  rails. The configuration SPI interface signals are powered by SPI\_ $V_{CCIO1}$ . Please refer to the Pin Information Summary table.

### Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.



#### 3.1.15. Non-Volatile Configuration Memory

All iCE40 UltraPlus devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, refer to TN1248, iCE40 Programming and Configuration.

## 3.2. iCE40 UltraPlus Programming and Configuration

This section describes the programming and configuration of the iCE40 UltraPlus family.

### 3.2.1. Device Programming

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using SPI\_V<sub>CCIO1</sub> power supply.

### 3.2.2. Device Configuration

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40 UltraPlus, refer to TN1248, iCE40 Programming and Configuration.

### 3.2.3. Power Saving Options

The iCE40 UltraPlus devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 3.11 describes the function of these features.

Table 3.11. iCE40 UltraPlus Power Saving Features Description

Device Subsystem	Feature Description
PLL	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clockenable control.



### 4.3. Power Supply Ramp Rates

#### **Table 4.3. Power Supply Ramp Rates**

Symbol	Parameter	Min	Max	Unit
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies	0.6	10	V/ms

#### Notes:

- 1. Assumes monotonic ramp rates.
- 2. Power up sequence must be followed. See the Power-up Supply Sequence section below.

#### 4.4. Power-On Reset

All iCE40 UltraPlus devices have on-chip Power-On-Reset (POR) circuitry to ensure proper initialization of the device. Only three supply rails are monitored by the POR circuitry as follows: (1) Vcc, (2) SPI\_Vccio1 and (3) VPP\_2v5. All other supply pins have no effect on the power-on reset feature of the device. Note that all supply voltage pins must be connected to power supplies for normal operation (including device configuration).

### 4.5. Power-up Supply Sequence

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5 V, or higher, before any subsequent power supplies in the sequence are applied.

- 1. **Vcc** and **VccPll** should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include a RC-based noise filter on the VccPll. Refer to TN1252, iCE40 Hardware Checklist.
- 2. **SPI\_Vccio1** should be the next supply, and can be applied any time after the previous supplies (Vcc and VccPLL) have reached as level of 0.5 V or higher.
- 3. **VPP\_2V5** should be the next supply, and can be applied any time after previous supplies (VCC, VCCPLL and SPI\_VCCIO1) have reached a level of 0.5 V or higher.
- 4. **Other Supplies** (VCCIOO and VCCIO2) do not affect device power-up functionality, and they can be applied any time after the initial power supplies (VCC and VCCPLL) have reached a level of 0.5 V or greater. There is no power down sequence required. However, when partial power supplies are powered down, it is required the above sequence to be followed when these supplies are re-powered up again.

#### 4.6. External Reset

When all power supplies have reached their minimum operating voltage defined in the Minimum Operation Condition Table, it is required to either keep CRESET\_B LOW, or toggle CRESET\_B from HIGH to LOW, for a duration of tCRESET\_B, and release it to go HIGH, to start configuration download from either the internal NVCM or the external Flash memory. Figure 4.1 shows Power-Up sequence when SPI\_VCCIO1 and VPP\_2V5 are not connected together, and the CRESET\_B signal triggers configuration download. shows when SPI\_VCCIO1 and VPP\_2V5 connected together. All power supplies should be powered up during configuration. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.



## 4.11. User I<sup>2</sup>C Specifications

#### Table 4.7. User I<sup>2</sup>C Specifications

Symbol	B	Spec (STD Mode)			Spec (FAST Mode)			
	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>SCL</sub>	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t <sub>HI</sub>	SCL clock HIGH Time	4	_	_	0.6	_	_	μs
t <sub>LO</sub>	SCL clock LOW Time	4.7	_	_	1.3	_	_	μs
t <sub>SU,DAT</sub>	Setup time (DATA)	250	_	_	100	_	_	ns
t <sub>HD,DAT</sub>	Hold time (DATA)	0	_	_	0	_	_	ns
t <sub>SU,STA</sub>	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t <sub>HD,STA</sub>	Hold time (START condition)	4	_	_	0.6	_	_	μs
t <sub>su,sto</sub>	Setup time (STOP condition)	4	_	_	0.6	_	_	μs
t <sub>BUF</sub>	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t <sub>CO,DAT</sub>	SCL LOW to DATAOUT valid	_	_	3.4	_	_	0.9	μs

## 4.12. I<sup>2</sup>C 50 ns Delay

### Table 4.8. I<sup>2</sup>C 50 ns Delay

Symbol	Doromotor		I I mile		
	Parameter	Min	Тур	Max	Unit
T <sub>DELAY</sub>	Delay through 50 ns Delay Block	_	50	-	ns

### 4.13. I<sup>2</sup>C 50 ns Filter

#### Table 4.9. I<sup>2</sup>C 50 ns Filter

Symbol	Parameter		l lmia				
		Min	Тур	Max	Unit		
T <sub>FILTER-H</sub>	HIGH Pulse Filter through 50 ns Filter Block	_	50	_	ns		
T <sub>FILTER-L</sub>	LOW Pulse Filter through 50 ns Filter Block	_	50	_	ns		

## 4.14. User SPI Specifications 1,2

### **Table 4.10. User SPI Specifications**

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum SCK clock frequency	_	ı	45	MHz

#### Notes

1. All setup and hold time parameters on external SPI interface are design-specific and, therefore, generated by the Lattice Design Software too. These parameters include the following:

t<sub>SUmaster</sub> master Setup Time (master mode)
 t<sub>HOLDmaster</sub> master Hold time (master mode)
 t<sub>SUslave</sub> slave Setup Time (slave mode)
 t<sub>HOLDslave</sub> slave Hold time (slave mode)
 t<sub>SCK2OUT</sub> SCK to Out Delay (slave mode)

2. The SCLK duty cycle needs to be specified in the Lattice Design Software as a timing constraint in order to ensure proper timing check on SCLK HIGH and LOW (t<sub>HI</sub>, t<sub>LO</sub>) time.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4.15. Internal Oscillators (HFOSC, LFOSC)

Table 4.11. Internal Oscillators (HFOSC, LFOSC)

Parameter		Devenue tou Description	Spec	Unit		
Symbol	Conditions	Parameter Description	Min	Тур	Max	Unit
Commercial Temp H		HFOSC clock frequency ( $t_J = 0  ^{\circ}\text{C}-85  ^{\circ}\text{C}$ )	-10%	48	10%	MHz
f <sub>CLKHF</sub> Industrial Temp		HFOSC clock frequency (t <sub>J</sub> = -40 °C-100 °C)	-20%	48	20%	MHz
f <sub>CLKLF</sub>	_	LFOSC CLKK clock frequency	-10%	10	10%	kHz
DCII	Commercial Temp	HFOSC Duty Cycle (t <sub>J</sub> = 0 °C–85 °C)	45	50	55	%
DCH <sub>CLKHF</sub>	Industrial Temp	HFOSC Duty Cycle (t <sub>J</sub> = -40 °C-100 °C)	40	50	60	%
DCH <sub>CLKLF</sub>	_	LFOSC Duty Cycle (Clock High Period)	45	50	55	%
Tsync_on	_	Oscillator output synchronizer delay	_	_	5	Cycles
Tsync_off	_	Oscillator output disable delay	_	_	5	Cycles

Note: Glitchless enabling and disabling OSC clock outputs.

## 4.16. sysI/O Recommended Operating Conditions

Table 4.12. sysI/O Recommended Operating Conditions

Standard	V <sub>ccio</sub> (V)					
Standard	Min	Тур	Max			
LVCMOS 3.3	3.14	3.3	3.46			
LVCMOS 2.5	2.37	2.5	2.62			
LVCMOS 1.8	1.71	1.8	1.89			

## 4.17. sysI/O Single-Ended DC Electrical Characteristics

Table 4.13. sysI/O Single-Ended DC Electrical Characteristics

Input/Output	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>ol Max</sub>	V <sub>OH Min</sub>	I <sub>OL</sub> *	I <sub>OH</sub> Max
Standard	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	(mA)	(mA)
LVCMOS 3.3	-0.3	0.8	2.0	V 102V	0.4	V <sub>CCIO</sub> – 0.4	8	-8
LVCIVIOS 5.5	-0.5	0.8	2.0	2.0 V <sub>CCIO</sub> +0.2 V	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	4.7	V+0.2.V	0.4	V <sub>CCIO</sub> - 0.4	6	<b>-</b> 6
LVCIVIOS 2.5	-0.3	0.7	1.7	V <sub>CCIO</sub> +0.2 V	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1
LVCMOS 1.8	-0.3	0.25.1/	0.65.1/	V 102V	0.4	V <sub>CCIO</sub> - 0.4	4	-4
LVCIVIOS 1.8	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub> V <sub>CCIO</sub> +0.2 V		0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1



## 4.25. iCE40 UltraPlus External Switching Characteristics

Over recommended commercial operating conditions.

Table 4.21. iCE40 UltraPlus External Switching Characteristics

Parameter	Description	Device	Min	Max	Unit				
Clocks									
Global Clock									
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All Devices	_	185	MHz				
tw_gbuf	Clock Pulse Width for Global Buffer	All Devices	2	_	ns				
t <sub>ISKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All Devices	-	530	ps				
Pin-LUT-Pin Propa	agation Delay								
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All Devices	_	9.0	ns				
General I/O Pin P	arameters (Using Global Buffer Clock without PL	L)*							
t <sub>skew_io</sub>	Data bus skew across a bank of IOs	All Devices	-	510	ps				
t <sub>co</sub>	Clock to Output – PIO Output Register	All Devices	_	10.0	ns				
t <sub>SU</sub>	Clock to Data Setup – PIO Input Register	All Devices	-0.5	_	ns				
t <sub>H</sub>	Clock to Data Hold – PIO Input Register	All Devices	5.55	_	ns				
General I/O Pin Parameters (Using Global Buffer Clock with PLL)									
t <sub>COPLL</sub>	Clock to Output – PIO Output Register	All Devices	_	2.4	ns				
t <sub>SUPLL</sub>	Clock to Data Setup – PIO Input Register	All Devices	7.3	_	ns				
t <sub>HPLL</sub>	Clock to Data Hold – PIO Input Register	All Devices	-1.1	_	ns				

<sup>\*</sup>Note: All the data is from the worst case.



## 4.26. sysCLOCK PLL Timing

Over recommended operating conditions.

Table 4.22. sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min	Max	Unit
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)	_	10	133	MHz
f <sub>out</sub>	Output Clock Frequency (PLLOUT)	_	16	275	MHz
f <sub>VCO</sub>	PLL VCO Frequency	_	533	1066	MHz
f <sub>PFD</sub> <sup>3</sup>	Phase Detector Input Frequency	_	10	133	MHz
AC Character	istics	·			
t <sub>DT</sub>	Output Clock Duty Cycle	_	40	60	%
t <sub>PH</sub>	Output Phase Accuracy	_	_	±12	deg
	Output Clark Bariad Litter	f <sub>OUT</sub> >= 100 MHz	_	450	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 100 MHz	_	0.05	UIPP
. 1 5 6	Output Clark Code to Code litter	f <sub>OUT</sub> >= 100 MHz	_	750	ps p-p
t <sub>OPJIT</sub> 1, 5, 6	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> < 100 MHz	_	0.10	UIPP
		f <sub>PFD</sub> >= 25 MHz	_	275	ps p-p
	Output Clock Phase Jitter	f <sub>PFD</sub> < 25 MHz	_	0.05	UIPP
t <sub>w</sub>	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time	_	_	50	μs
t <sub>UNLOCK</sub>	PLL Unlock Time	_	_	50	ns
. 1	Land Clark Paris dilitary	f <sub>PFD</sub> ≥ 20 MHz	_	1000	ps p-p
t <sub>IPJIT</sub> 4	Input Clock Period Jitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable	_	_	500	ns
t <sub>STABLE_PW</sub> 3	LATCHINPUTVALUE Pulse Width	_	100	_	ns
t <sub>RST</sub>	RESET Pulse Width	_	10	_	ns
t <sub>RSTREC</sub>	RESET Recovery Time	_	10	_	μs
t <sub>DYNAMIC</sub> wd	DYNAMICDELAY Pulse Width	_	100	_	VCO Cycles

#### Notes:

- 1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.
- 2. Output clock is valid after t<sub>LOCK</sub> for PLL reset and dynamic delay adjustment.
- 3. At minimum f<sub>PFD</sub>. As the f<sub>PFD</sub> increases the time will decrease to approximately 60% the value listed.
- 4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.
- 5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

## 4.27. SPI Master or NVCM Configuration Time

Table 4.23. SPI Master or NVCM Configuration Time

Symbol	Parameter	Conditions	Max	Unit
		All devices – Low Frequency (Default)	140	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	SET_B to Device I/O Active All devices – Medium frequency		ms
	All devices – High frequency		26	ms

#### Notes:

- 1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.
- 2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4.28. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

**Table 4.24. sysCONFIG Port Timing Specifications** 

Symbol	Parameter Conditions			Тур	Max	Unit
All Configura	tion Mode		'		-	
tCRESET_B	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>done_io</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated	CDONE goes HIGH before the PIO pins are				Clock Cycles
Slave SPI						
t <sub>CR_SCK</sub>	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40 UltraPlus device is clearing its internal configuration memory		1200	-	_	μs
f <sub>MAX</sub>	CCLK clask fraguency	Write	1	_	25	MHz
	CCLK clock frequency	Read <sup>1</sup>	_	15	_	MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12	_	_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI <sup>3</sup>						
f <sub>MCLK</sub>	MCLK clock frequency	Low Frequency	7.0	12.0	17.0	MHz
		Medium Frequency <sup>2</sup>	21.0	33.0	45.0	MHz
		High Frequency <sup>2</sup>	33.0	53.0	71.0	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	_	_	μs
t <sub>SU</sub>	CCLK setup time		6.16	_	_	ns
t <sub>HD</sub>	CCLK hold time		1	_	_	ns

#### Notes:

- 1. Supported with 1.2 V  $V_{CC}$  and at 25 °C.
- 2. Extended range  $f_{MAX}$  Write operations support up to 53 MHz with 1.2 V  $V_{CC}$  and at 25 °C.
- 3.  $t_{SU}$  and  $t_{HD}$  timing must be met for all MCLK frequency choices.



### 4.29. RGB LED Drive

#### Table 4.25. RGB LED

Symbol	Parameter	Min	Max	Unit
ILED_ACCURACY	RGB0, RGB1, RGB2 Sink Current Accuracy to selected current @ V <sub>LEDOUT</sub> >= 0.5 V	-12	+12	%
ILED_MATCH	RGB0, RGB1, RGB2 Sink Current Matching among the 3 outputs @ V <sub>LEDOUT</sub> >= 0.5	<b>-</b> 5	+5	%

## 4.30. Switching Test Conditions

Figure 4.3 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 4.26..




Figure 4.3. Output Test Load, LVCMOS Standards

Table 4.26. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	V <sub>T</sub>
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings ( $L \ge H$ , $H \ge L$ )	$\infty$	0 pF	LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
LVCMOS 3.3 (Z ≥ H)			1.5 V	V <sub>OL</sub>
LVCMOS 3.3 (Z ≥ L)			1.5 V	V <sub>OH</sub>
Other LVCMOS (Z ≥ H)	100	0 25	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z ≥ L)	188	0 pF	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H ≥ Z)			V <sub>OH</sub> – 0.15 V	V <sub>OL</sub>
LVCMOS (L ≥ Z)			V <sub>OL</sub> – 0.15 V	V <sub>OH</sub>

**Note**: Output test conditions for all other interfaces are determined by the respective standards.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 5. Pinout Information

## 5.1. Signal Descriptions

## 5.1.1. Power Supply Pins

Signal Name	Function	1/0	Description
V <sub>CC</sub>	Power	_	Core Power Supply
V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	Power	_	Power for I/Os in Bank 0, 1, and 2.
V <sub>PP_2V5</sub>	Power	_	Power for NVCM programming and operations.
V <sub>CCPLL</sub>	Power	_	Power for PLL.
GND	GROUND	_	Ground
GND_LED	GROUND	_	Ground for LED drivers. Should connect to GND on board.

## 5.1.2. Configuration Pins

Signal	Name			
General I/O	Shared Function	Function	I/O	Description
CRESET_B	_	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 k $\Omega$ pull-up to SPI_V <sub>CCIO1</sub> .
IOB_xxx	CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to SPI_V <sub>CCIO1</sub> .
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function. In 30-pin WLCSP, this pin connects to IOB_12a, which also is shared as global signal G4 in user mode.

### 5.1.3. Configuration SPI Pins

Signal	Name			
General I/O	Shared Function	Function	1/0	Description
IOB_34a	SPI_SCK	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the clock to external SPI memory. In Slave SPI mode, this pin inputs the clock from external
		General I/O	1/0	In user mode, after configuration, this pin can be programmed as general I/O in user function.
IOB_32a	SPI_SO	Configuration	Output	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the command data to external SPI memory. In Slave SPI mode, this pin connects to the MISO pin of the
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.



RGB1	_	General I/O	Open- Drain I/O	In user mode, when RGB function is not used, this pin can be connected to any user logic and used as open-drain I/O. This pin is located in Bank O.	
		LED	Open- Drain Output	In user mode, when using RGB function, this pin can be programmed as open drain 24 mA output to drive external LED.	
RGB2	_	General I/O	Open- Drain I/O	In user mode, when RGB function is not used, this pin can be connected to any user logic and used as open-drain I/O. This pin is located in Bank 0.	
		LED	Open- Drain Output	In user mode, when using RGB function, this pin can be programmed as open drain 24 mA output to drive external LED.	
PIOT_xx	_	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top (xx = I/O location). These pins are located in Bank 0.	
PIOB_xx	_	General I/O	1/0	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom (xx = I/O location). Pins with xx <= 9 are located in Bank 2, pins with xx> are located in Bank 1.	



## 5.2. Pin Information Summary

Din Tuno		iCE40UP3K	iCE40UP5K	
Pin Type		UWG30	UWG30	SG48
General Purpose	Bank 0	7	7	17
I/O Per Bank	Bank 1	10	10	14
	Bank 2	4	4	8
Total General Purpo	ose I/Os	21	21	39
V <sub>CC</sub>		1	1	2
V <sub>CCIO</sub>	Bank 0	1	1	1
	Bank 1	1	1	1
	Bank 2	1	1	1
V <sub>CCPLL</sub>		1	1	1
V <sub>PP_2V5</sub>		1	1	1
Dedicated Config Pi	ins	1	1	2
GND		2	2	01
Total Balls		30	30	48

#### Note:

1. 48-pin QFN package (SG48) requires the package paddle to be connected to GND.