



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.15V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f44j11-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



3.0 OSCILLATOR CONFIGURATIONS

3.1 Overview

Devices in the PIC18F46J11 family incorporate a different oscillator and microcontroller clock system than general purpose PIC18F devices.

The PIC18F46J11 family has additional prescalers and postscalers, which have been added to accommodate a wide range of oscillator frequencies. Figure 3-1 provides an overview of the oscillator structure.

Other oscillator features used in PIC18 enhanced microcontrollers, such as the internal oscillator block and clock switching, remain the same. They are discussed later in this chapter.

3.1.1 OSCILLATOR CONTROL

The operation of the oscillator in PIC18F46J11 family devices is controlled through three Configuration registers, and two control registers. Configuration registers, CONFIG1L, CONFIG1H and CONFIG2L, select the oscillator mode, PLL prescaler and CPU divider options. As Configuration bits, these are set when the device is programmed and left in that configuration until the device is reprogrammed.

The OSCCON register (Register 3-2) selects the Active Clock mode; it is primarily used in controlling clock switching in power-managed modes. Its use is discussed in **Section 3.3.1** "Oscillator Control **Register**".

The OSCTUNE register (Register 3-1) is used to trim the INTOSC frequency source and select the low-frequency clock source that drives several special features. The OSCTUNE register is also used to activate or disable the Phase Locked Loop (PLL). Its use is described in **Section 3.2.5.1 "OSCTUNE Register"**.

3.2 Oscillator Types

PIC18F46J11 family devices can be operated in eight distinct oscillator modes. Users can program the FOSC<2:0> Configuration bits to select one of the modes listed in Table 3-1. For oscillator modes which produce a clock output (CLKO) on pin RA6, the output frequency will be one fourth of the peripheral clock frequency. The clock output stops when in Sleep mode, but will continue during Idle mode (see Figure 3-1).

TABLE 3-1: OSCILLATOR MODES

IADLE J-I.	OUCLEATOR MODEO
Mode	Description
ECPLL	External Clock Input mode, the PLL can be enabled or disabled in software, CLKO on RA6, apply external clock signal to RA7.
EC	External Clock Input mode, the PLL is always disabled, CLKO on RA6, apply external clock signal to RA7.
HSPLL	High-Speed Crystal/Resonator mode, PLL can be enabled or disabled in software, crystal/resonator connected between RA6 and RA7.
HS	High-Speed Crystal/Resonator mode, PLL always disabled, crystal/resonator connected between RA6 and RA7.
INTOSCPLLO	Internal Oscillator mode, PLL can be enabled or disabled in software, CLKO on RA6, port function on RA7, the internal oscillator block is used to derive both the primary clock source and the postscaled internal clock.
INTOSCPLL	Internal Oscillator mode, PLL can be enabled or disabled in software, port function on RA6 and RA7, the internal oscillator block is used to derive both the primary clock source and the postscaled internal clock.
INTOSCO	Internal Oscillator mode, PLL is always disabled, CLKO on RA6, port function on RA7, the output of the INTOSC postscaler serves as both the postscaled internal clock and the primary clock source.
INTOSC	Internal Oscillator mode, PLL is always disabled, port function on RA6 and RA7, the output of the INTOSC postscaler serves as both the postscaled internal clock and the primary clock source.

R/W-	0 R/W-1	R/W-1	R/W-0	R-1 ⁽¹⁾	U-1	R/W-0	R/W-0
IDLE	N IRCF2	IRCF1	IRCF0	OSTS		SCS1	SCS0
bit 7							bit 0
Legend:							
R = Read	lable bit	W = Writable	bit		emented bit		
-n = Valu	e at POR	'1' = Bit is set		0' = Bit is c	leared	x = Bit is unki	nown
bit 7	IDLEN: Idle E	Enable bit					
	1 = Device e 0 = Device e	enters Idle mode enters Sleep mo	e on SLEEP in ode on SLEEP	nstruction			
bit 6-4	IRCF<2:0>:	nternal Oscillat	or Frequency	/ Select bits ⁽⁴⁾			
	111 = 8 MHz	(INTOSC drive	es clock direc	tly)			
	110 = 4 MHz	(2)					
	101 = 2 MHz 100 = 1 MHz						
	011 = 500 kH	łz					
	010 = 250 kH	łz					
	001 = 125 KH	1Z z (from either IN		r INTRC direc	(3)		
bit 3	OSTS: Oscill	ator Start-up Ti	me-out Statu	s hit ⁽¹⁾	(iy)		
	1 = Oscillato	r Start-up Time	r time-out ha	s expired: prir	narv oscillator is	runnina	
	0 = Oscillato	r Start-up Time	r time-out is r	unning; prima	ry oscillator is no	ot ready	
bit 2	Unimplemer	ted: Read as '	1'				
bit 1-0	SCS<1:0>: S	system Clock Se	elect bits				
	11 = Postsca	led internal clo	ck (INTRC/IN	ITOSC derived	(t		
	10 = Reserve 01 = Timer1	ed oscillator					
	00 = Primary	clock source (I	NTOSC post	scaler output	when FOSC<2:0	> = 001 or 000)
	00 = Primary	clock source (CPU divider o	output for othe	r values of FOS	C<2:0>)	
Note 1:	Reset value is '0'	when Two-Spee	ed Start-up is	enabled and	1' if disabled.		
2:	Default output free	quency of INTO	SC on Reset	(4 MHz).			
3:	Source selected b	y the INTSRC I	oit (OSCTUN	E<7>).			
4:	When using INTO	SC to drive the	4x PLL sele	ct 8 MHz or 4	MHz only to avo	id operating the	4x PLI

REGISTER 3-2: OSCCON: OSCILLATOR CONTROL REGISTER (ACCESS FD3h)

4: When using INTOSC to drive the 4x PLL, select 8 MHz or 4 MHz only to avoid operating the 4x PLL outside of specification.

3.5 Effects of Power-Managed Modes on Various Clock Sources

When the PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC RUN and RC IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features regardless of the power-managed mode (see Section 26.2 "Watchdog Timer (WDT)", Section 26.4 "Two-Speed Start-up" and Section 26.5 "Fail-Safe Clock Monitor" for more information on WDT, FSCM and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If Sleep mode is selected, all clock sources, which are no longer required, are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents) outside of Deep Sleep mode.

Enabling any on-chip feature that will operate during Sleep mode increases the current consumed during Sleep mode. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support an RTC. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PMP, INTx pins, etc.). Peripherals that may add significant current consumption are listed in **Section 29.2 "DC Characteristics: Power-Down and Supply Current PIC18F46J11 Family (Industrial)"**.

3.6 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 5.6 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 29-15).

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS mode). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (parameter 38, Table 29-15), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the internal oscillator or EC modes are used as the primary clock source.

4.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications, which are not highly timing-sensitive or do not require high-speed clocks at all times.

This mode is entered by setting the SCS<1:0> bits (OSCCON<1:0>) to '11'. When the clock source is switched to the internal oscillator block (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC block while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC clock source will continue to run if either the WDT or the FSCM is enabled.









TADLE J-Z.	INITIALIZAT		INS FOR ALL REG	ISTERS (CONTINUEL	<i>י</i>)	
Register	Applicable Devices		Power-on Reset, Brown-out Reset, Wake From Deep Sleep	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt	
IPR1	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu	
PIR1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu ⁽³⁾	
PIE1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
RCSTA2	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
OSCTUNE	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
T1GCON	PIC18F2XJ11	PIC18F4XJ11	00x0 0x00	0000 0x00	uuuu uxuu	
RTCVALH	PIC18F2XJ11	PIC18F4XJ11	0xxx xxxx	Ouuu uuuu	Ouuu uuuu	
RTCVALL	PIC18F2XJ11	PIC18F4XJ11	0xxx xxx	Ouuu uuuu	Ouuu uuuu	
T3GCON	PIC18F2XJ11	PIC18F4XJ11	00x0 0x00	uuuu uxuu	uuuu uxuu	
TRISE ⁽⁵⁾	—	PIC18F4XJ11	111	111	uuu	
TRISD ⁽⁵⁾	—	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu	
TRISC	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu	
TRISB	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu	
TRISA	PIC18F2XJ11	PIC18F4XJ11	111- 1111	111- 1111	uuu- uuuu	
ALRMCFG	PIC18F2XJ11	PIC18F4XJ11	0000 0000	սսսս սսսս	uuuu uuuu	
ALRMRPT	PIC18F2XJ11	PIC18F4XJ11	0000 0000	սսսս սսսս	uuuu uuuu	
ALRMVALH	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ALRMVALL	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATE ⁽⁵⁾	_	PIC18F4XJ11	xxx	uuu	uuu	
LATD ⁽⁵⁾	_	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATC	PIC18F2XJ11	PIC18F4XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATB	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATA	PIC18F2XJ11	PIC18F4XJ11	xxx- xxxx	uuu- uuuu	uuu- uuuu	
DMACON1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
DMACON2	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
HLVDCON	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	
PORTE ⁽⁵⁾	_	PIC18F4XJ11	00xxx	uuuuu	uuuuu	
PORTD ⁽⁵⁾	—	PIC18F4XJ11	xxxx xxxx	սսսս սսսս	uuuu uuuu	
PORTC	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTB	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA	PIC18F2XJ11	PIC18F4XJ11	xxx- xxxx	uuu- uuuu	uuu- uuuu	
SPBRGH1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu	

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 4: See Table 5-1 for Reset value for specific condition.
- 5: Not implemented for PIC18F2XJ11 devices.
- 6: Not implemented on "LF" devices.

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ACCESS FA1h)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CM2IF	CM1IF	—	BCL1IF	LVDIF	TMR3IF	CCP2IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSCFIF: Oscillator Fail Interrupt Flag bit
	1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)0 = Device clock operating
bit 6	CM2IF: Comparator 2 Interrupt Flag bit
	1 = Comparator input has changed (must be cleared in software)0 = Comparator input has not changed
bit 5	CM1IF: Comparator 1 Interrupt Flag bit
	 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed
bit 4	Unimplemented: Read as '0'
bit 3	BCL1IF: Bus Collision Interrupt Flag bit (MSSP1 module)
	1 = A bus collision occurred (must be cleared in software)0 = No bus collision occurred
bit 2	LVDIF: High/Low-Voltage Detect (HLVD) Interrupt Flag bit
	 1 = A high/low-voltage condition occurred (must be cleared in software) 0 = An HLVD event has not occurred
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit
	1 = TMR3 register overflowed (must be cleared in software)0 = TMR3 register did not overflow
bit 0	CCP2IF: ECCP2 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.

14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 Match Interrupt Flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 19.0 "Master Synchronous Serial Port (MSSP) Module".



TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	90
PIR1	PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	92
PIE1	PMPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
IPR1	PMPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	92
TMR2	2 Timer2 Register								
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	91
PR2	Timer2 Pe	riod Register	,						91

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are only available in 44-pin devices.

NOTES:

REGISTER 19-2:	SSPxCON1: MSSPx CONTROL	REGISTER 1 – SPI MODE	(ACCESS FC6H/F72h)
----------------	-------------------------	-----------------------	--------------------

R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾		
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 7 WCOL: Write Collision Detect bit 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software) 0 = No collision									
bit 6	 SSPOV: Receive Overflow Indicator bit⁽¹⁾ <u>SPI Slave mode:</u> 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 								
bit 5	SSPEN: Mas 1 = Enables s 0 = Disables s	ter Synchronou serial port and c serial port and c	s Serial Port E onfigures SCI configures the	Enable bit ⁽²⁾ Kx, SDOx, SDIx se pins as I/O p	and SSx as se ort pins	erial port pins			
bit 4	CKP: Clock F 1 = Idle state 0 = Idle state	Polarity Select b for clock is a hi for clock is a lo	it gh level w level						
bit 3-0	SSPM<3:0>: Master Synchronous Serial Port Mode Select bits ⁽³⁾ 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin 0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4								
Note 1:	In Master mode, t writing to the SSF	the overflow bit PxBUF register.	is not set sind	ce each new rec	eption (and tra	insmission) is ir	nitiated by		

- 2: When enabled, this pin must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here, are either reserved or implemented in I^2C^{TM} mode only.

19.5.3.5 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 19.5.4** "Clock **Stretching**" for more details.

19.5.3.6 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin SCLx is held low regardless of SEN (see Section 19.5.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register, which also loads the SSPxSR register. Then, the SCLx pin be enabled by setting bit, should CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-10).

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave monitors for another occurrence of the Start bit. If the SDAx line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 **FIGURE 19-11:** (RECEPTION, 10-BIT ADDRESS) SSPOV is set because <u>SSPxBUF</u> is still full. <u>ACK</u> is not sent. Bus master terminates transfer ٩ ACK 6 *ji*¹/2/3/4/5/6/7/84/94/1/2/3/4/5/6/7/84 Cleared in software Receive Data Byte In this example, an address equal to A9.A8.A7.A6.A5.X.A3.A2.X.X will be Acknowledged and cause an interrupt. Cleared by hardware when SSPxADD is updated with high byte of address Cleared in software Receive Data Byte Clock is held low until update of SSPxADD has taken place Note that the Most Significant bits of the address are not affected by the bit masking. 6 ACK Xa6 Xa5 X Xa3 Xa2 X X X X UA is set indicating that – SSPxADD needs to be updated Receive Second Byte of Address when SSPxADD is updated with low byte of address Cleared in software Dummy read of SSPxBUF to clear BF flag x = Don't care (i.e., address bit can either be a '1' or a '0'). Cleared by hardware Clock is held low until update of SSPxADD has taken place A7 $R\overline{W} = 0$ ACK 6 (CKP does not reset to '0' when SEN = 0) UA is set indicating that _____ the SSPxADD needs to be updated SSPxBUF is written with_ contents of SSPxSR 1 X 1 X 0 X 49 X A8 Receive First Byte of Address Cleared in software SSPXIF (PIR1<3> or PIR3<7>) SSPOV (SSPxCON1<6>) CKP (SSPxCON1<4>) ~ UA (SSPxSTAT<1>) BF (SSPxSTAT<0>) Note 1: ä ä ſ, SDAX SCLX

PIC18F46J11 FAMILY

© 2011 Microchip Technology Inc.

19.5.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The BRG then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the BRG counts for TBRG; the SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the BRG is turned off and the MSSP module then goes into an inactive state (Figure 19-25).

19.5.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

19.5.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the BRG is reloaded and counts down to 0. When the BRG times out, the SCLx pin will be brought high and one Baud Rate Generator rollover count (TBRG) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the Stop bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-26).

19.5.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 19-25: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 19-26: STOP CONDITION RECEIVE OR TRANSMIT MODE





FIGURE 20-2: BRG OVERFLOW SEQUENCE



R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
bit 7							bit
l egend:							
R = Read	able bit	W = Writable	hit	U = Unimplem	nented hit rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	CON: Compa 1 = Compara	arator Enable b Itor is enabled	it				
hit 6	0 = Compara	itor is disabled	nable bit				
	1 = Compara 0 = Compara	itor output is printer output is int	esent on the C ernal only	xOUT pin (assię	gned in PPS m	nodule)	
bit 5	CPOL: Comp	parator Output	Polarity Select	bit			
	1 = Compara 0 = Compara	tor output is invitor output is no	verted t inverted				
bit 4-3	EVPOL<1:0>	Interrupt Pola	arity Select bits				
	11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup	t generation on t generation on t generation on t generation is	any change o ly on high-to-lo ly on low-to-hiq disabled	f the output ⁽¹⁾ ow transition of t gh transition of t	the output the output		
bit 2	CREF: Comp	parator Referen	ce Select bit (r	non-inverting inp	out)		
	1 = Non-inve 0 = Non-inve	rting input conr rting input conr	ects to interna ects to CxINA	I CVREF voltage)		
bit 1-0	CCH<1:0>: (Comparator Cha	annel Select bi	ts			
	11 = Invertir 10 = For CM 01 = Reserv	ng input of com /I1CON, invertii /ed	parator connec ng input of com	cts to VIRV Iparator connec	ts to C2INB pi	n; for CM2CON	l, reserved
	00 = Invertir	ng input of com	parator connec	ts to CxINB pin	l		
Note 1:	The CMxIF is aut	omatically set a	any time this me	ode is selected	and must be c	leared by the ap	plication afte

REGISTER 22-1: CMxCON: COMPARATOR CONTROL x REGISTER (ACCESS FD2h/FD1h)

the initial configuration.

23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

EQUATION 23-1: CALCULATING OUTPUT OF THE COMPARATOR VOLTAGE REFERENCE

When CVRR = 1 and CVRSS = 0: CVREF = ((CVR<3:0>)/24) x (AVDD - AVSS) When CVRR = 0 and CVRSS = 0: CVREF = ((AVDD - AVSS)/4) + ((CVR<3:0>)/32) x (AVDD - AVSS) When CVRR = 1 and CVRSS = 1: CVREF = ((CVR<3:0>)/24) x ((VREF+) - VREF-) When CVRR = 0 and CVRSS = 1: CVREF = (((VREF+) - VREF-)/4) + ((CVR<3:0>)/32) x ((VREF+) - VREF-) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 29-4 in **Section 29.0** "**Electrical Characteristics**").

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER (BANKED F53h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	CVREN: Con	CVREN: Comparator Voltage Reference Enable bit						
	1 = CVREF C	1 = CVREF circuit powered on						
	0 = CVREF C	0 = CVREF circuit powered down						
bit 6 CVROE: Comparator VREF Output Enable bit ⁽¹⁾								
	1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF/C2INB pin							
	0 = CVREF V	= CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF/C2INB pin						
bit 5	CVRR: Comp	parator VREF Range Select	tion bit					
	1 = 0 to 0.66	1 = 0 to 0.667 CVRsRc, with CVRsRc/24 step size (low range)						
	0 = 0.25 CVF	RSRC to 0.75 CVRSRC, with	n CVRSRC/32 step size (high r	ange)				
bit 4	CVRSS: Con	nparator VREF Source Sele	ection bit					
	1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-)							
	0 = Compara	ator reference source, CVF	RSRC = AVDD – AVSS					
bit 3-0	CVR<3:0>: C	Comparator VREF Value Se	election bits ($0 \le (CVR < 3:0>)$:	≤ 15)				
	When CVRR	<u>= 1:</u>						
	CVREF = ((C\	/R<3:0>)/24) • (CVRSRC)						
	When CVRR	= 0:						

CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) • (CVRSRC)

Note 1: CVROE overrides the TRIS bit setting.

25.5 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step by following these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) * V, where *I* is calculated in the current calibration step (Section 25.3.1 "Current Source Calibration"), *C* is calculated in the capacitance calibration step (Section 25.3.2 "Capacitance Calibration") and *V* is measured by performing the A/D conversion.

It is assumed that the time measured is small enough that the capacitance, CAD + CEXT, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel; the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (4-5 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and this channel selected when making a time measurement.





RLCF f {,d {,a}}

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \, \in \, [0,1] \\ a \, \in \, [0,1] \end{array}$

Rotate Left f through Carry

RLCF

Syntax: Operands:

	Return from Subroutine					
ax:	RETURN	RETURN {s}				
ands:	$s \in [0,1]$	s ∈ [0,1]				
ation:	$(TOS) \rightarrow P($ if s = 1, $(WS) \rightarrow W,$ (STATUSS) $(BSRS) \rightarrow I$ PCLATU, P	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC};\\ \text{if s = 1,}\\ (\text{WS}) \rightarrow \text{W},\\ (\text{STATUSS}) \rightarrow \text{STATUS,}\\ (\text{BSRS}) \rightarrow \text{BSR,}\\ \text{PCLATU, PCLATH are unchanged} \end{array}$				
s Affected:	None	None				
ding:	0000	0000 000	01 001s			
ription:	Return from popped and is loaded in 's'= 1, the c registers W loaded into registers W 's' = 0, no u occurs (defa	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).				
s:	1	1				
s:	2					
cle Activity:						
Q1	Q2	Q3	Q4			
Decode	No	Process	POP PC			
	operation	Data	from stack			
No	No	No	No			
operation	operation	operation	operation			
nple: After Instructio	RETURN m:					
	IX: ands: ation: s Affected: ding: ription: s: ycle Activity: Q1 Decode No operation	IX:RETURN +ands: $s \in [0,1]$ ation:(TOS) \rightarrow PCif $s = 1$,(WS) \rightarrow W,(STATUSS)(BSRS) \rightarrow HPCLATU, Ps Affected:Noneding:0000ription:Return from popped and is loaded into registers W loaded into registers W 's' = 1, the c registers W loaded into registers W 's' = 0, no u occurs (defas:1es:2ycle Activity:Q1Q1Q2DecodeNo operationNoNo operationnple:RETURNAfter Instruction: PC = TOS	IX:RETURN {s}ands: $s \in [0,1]$ ation:(TOS) \rightarrow PC;if $s = 1$,(WS) \rightarrow W,(STATUSS) \rightarrow STATUS,(BSRS) \rightarrow BSR,PCLATU, PCLATH are uns Affected:Noneding:0000 0000 000ription:Return from subroutine. Tpopped and the top of theis loaded into the program's'= 1, the contents of theregisters WS, STATUS and's' = 0, no update of theseoccurs (default).s:1es:2ycle Activity:Q1Q1Q2Q3DecodeNoNooperationOperationoperationoperationnple:RETURNAfter Instruction:PC = TOS			

Operation:		$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$					
Status Affected:		C, N, Z					
Encoding:		0011	01da	fff	f ffff		
Description:		The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default).					
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
If 'a' is '0' and the extended instruct set is enabled, this instruction oper- in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 27.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index Literal Offset Mode" for details					d instruction ion operates ddressing n). See ented and in Indexed		
		Literal On	set mode		etalis.		
				egister	f		
Word	ls:] <mark>← r</mark>	egister	f		
Word	ls: es:	1 1		egister	f		
Word Cycle Q C	ls: es: ycle Activity:	1 1		egister	f		
Word Cycle Q C	ls: es: ycle Activity: Q1	1 1 Q2		egister	Q4		
Word Cycle Q C	ls: es: ycle Activity: Q1 Decode	1 1 Q2 Read register 'f'	Q: Proce	egister 3 ess	Q4 Write to destination		
Word Cycle Q C	ls: es: ycle Activity: Q1 Decode nple:	C C 1 1 Q2 Read register 'f' RLCF	 Proce REG	a for d egister 3 ess a , 0,	Q4 Write to destination		
Word Cycle Q C	ls: ycle Activity: Q1 Decode nple: Before Instruct REG C After Instruction	Image: Constraint of the second sec	Q: Proce Dat REG 0110	a lor d egister 3 ess ia	Q4 Write to destination		

RLN	CF	Rotate Le	Rotate Left f (No Carry)				
Synta	ax:	RLNCF	f {,d {,a}	}			
Operands:		0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:		(f <n>) → dest<n +="" 1="">, (f<7>) → dest<0></n></n>					
Statu	is Affected:	N, Z					
Enco	oding:	0100 01da ffff ffff			ffff		
Desc	Scription: The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default).						
		If 'a' is '0', selected. I select the	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
set is enabled, this instruction oper- ates in Indexed Literal Offset Addre ing mode whenever f ≤ 95 (5Fh). So Section 27.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index Literal Offset Mode" for details.					Address- Fh). See ted and Indexed ails.		
			regi	ster f			
Words:		1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proce Data	ss V a des	Vrite to stination		
Example:		RLNCF	REG,	1, 0			
Before Instructi REG		tion = 1010 :	1011				
	REG	= 0101	0111				

	Rotate Right f through Carry				
Syntax:	RRCF f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	$(f < n >) \rightarrow (f < 0 >) \rightarrow (f < 0 >) \rightarrow (C) \rightarrow des$	dest <n 1="" –="">, C, st<7></n>			
Status Affected:	C, N, Z				
Encoding:	0011	00da fff	f ffff		
Description:	The conte one bit to flag. If 'd' W. If 'd' is in register	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default)			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	set is enal in Indexed mode whe Section 2 Bit-Orien Literal Of	bled, this instruct I Literal Offset A enever $f \le 95$ (51 7.2.3 "Byte-Ori ted Instruction fset Mode" for	tion operates ddressing h). See iented and s in Indexed		
			details.		
	C	→ register	details.		
Words:		register	details.		
Words: Cycles:	1 1	→ register	details.		
Words: Cycles: Q Cycle Activity:	1 1	→ register	details.		
Words: Cycles: Q Cycle Activity: Q1	1 1 Q2	→ register Q3	details. f		
Words: Cycles: Q Cycle Activity: Q1 Decode	C 1 1 Q2 Read register 'f'	Q3 Process Data	Q4 Write to destination		
Words: Cycles: Q Cycle Activity: Q1 Decode Example:	C 1 1 Q2 Read register 'f' RRCF	Q3 Process Data REG, 0, 0	Q4 Write to destination		
Words: Cycles: Q Cycle Activity: Decode <u>Example:</u> Before Instruct REG C	C 1 1 Q2 Read register 'f' RRCF ction = 1110 = 0	Q3 Process Data REG, 0, 0 0110	Q4 Write to destination		

CALI	LW	Subroutine Call using WREG					
Synta	ax:	CALLW	CALLW				
Oper	ands:	None	None				
Operation:		$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$					
Statu	s Affected:	None					
Enco	ding:	0000	0000 0000 0001 0100				
Description		First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respec- tively. The second cycle is executed as a NOP instruction while the new next instruction is fetched.					
		Unlike CALL, there is no option to update W, STATUS or BSR.					
Word	s:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read WREG	Push PC to stack	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
Exam	<u>iple:</u> Before Instruc	HERE	CALLW				
	PC PCLATH PCLATU W After Instructio	= address = 10h = 00h = 06h	(HERE)				
After Instruction PC TOS PCLATH PCLATU W		= 001006 = address = 10h = 00h = 06h	h ; (HERE + 2)			

MOVSF		Move Inde	Move Indexed to f				
Syntax:		MOVSF [MOVSF [z _s], f _d				
Operands:		$\begin{array}{l} 0 \leq z_s \leq 12 \\ 0 \leq f_d \leq 40 \end{array}$	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$				
Operation:		((FSR2) +	$z_s) \rightarrow f_d$				
Status Affected:		None					
Encoding: 1st word (source) 2nd word (destin.)		1110 1111	1011 ffff	0zz fff	z zzzz _s f ffff _d		
Description:		The conter moved to o actual add determined offset 'z _s ', of FSR2. T tion registe eral 'f _d ' in t addresses 4096-byte The MOVSI PCL, TOS	The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the				
		destination register. If the resultant source address points to an Indirect Addressing register, the					
		value retur	value returned will be oon.				
vvord	IS:	2					
Cycle	es:	2					
QC	ycle Activity:	00	0		0.1		
	Decode	Q2 Determine	Detern	nine addr	Read		
	Decode	No operation No dummy read	No operat	tion	Write register 'f' (dest)		
Example: MOVSF [0x05], REG2 Before Instruction FSR2 = 80h Contents							
	After Instructio FSR2 Contents of 85h REG2	= 3. = 11 on = 8(= 3: = 3:	h Dh Bh Bh				