

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

EXF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25j11-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features	PIC18F24J11	PIC18F25J11	PIC18F26J11
Operating Frequency	DC – 48 MHz	DC – 48 MHz	DC – 48 MHz
Program Memory (Bytes)	16K	32K	64K
Program Memory (Instructions)	8,192	16,384	32,768
Data Memory (Bytes)	3.8K	3.8K	3.8K
Interrupt Sources		30	
I/O Ports		Ports A, B, C	
Timers		5	
Enhanced Capture/Compare/PWM Modules		2	
Serial Communications	MS	SP (2), Enhanced USAR	Г (2)
Parallel Communications (PMP/PSP)		No	
10-Bit Analog-to-Digital Module		10 Input Channels	
Resets (and Delays)	POR, BOR, RESET Inst	ruction, Stack Full, Stack (PWRT, OST)	Underflow, MCLR, WDT
Instruction Set	75 Instructions,	83 with Extended Instruct	ion Set Enabled
Packages	28-Pin QFN	I, SOIC, SSOP and SPD	IP (300 mil)

TABLE 1-1:DEVICE FEATURES FOR THE PIC18F2XJ11 (28-PIN DEVICES)

TABLE 1-2: DEVICE FEATURES FOR THE PIC18F4XJ11 (44-PIN DEVICES)

Features	PIC18F44J11	PIC18F45J11	PIC18F46J11
Operating Frequency	DC – 48 MHz	DC – 48 MHz	DC – 48 MHz
Program Memory (Bytes)	16K	32K	64K
Program Memory (Instructions)	8,192	16,384	32,768
Data Memory (Bytes)	3.8K	3.8K	3.8K
Interrupt Sources		30	
I/O Ports		Ports A, B, C, D, E	
Timers		5	
Enhanced Capture/Compare/PWM Modules		2	
Serial Communications	MS	SP (2), Enhanced USART	(2)
Parallel Communications (PMP/PSP)		Yes	
10-Bit Analog-to-Digital Module		13 Input Channels	
Resets (and Delays)	POR, BOR, RESET Inst	ruction, Stack Full, Stack I (PWRT, OST)	Jnderflow, MCLR, WDT
Instruction Set	75 Instructions,	83 with Extended Instruct	ion Set Enabled
Packages		44-Pin QFN and TQFP	

On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see

Figure 4-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock would be providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.









9.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER (ACCESS FF2h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	When IPEN = 1:
	1 = Enables all high-priority interrupts
	0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripretal interrupts
	<u>When IPEN = 1 and GIEH = 1:</u> 1 = Enables all low priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INT0 external interrupt
	0 = Disables the INTO external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit
	1 = The INTO external interrupt occurred (must be cleared in software)
	0 = The INTO external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB<7:4> pins changed state (must be cleared in software)
	0 = None of the RB<7:4> pins have changed state
Note 1	A mismatch condition will continue to get this bit. Reading DODTR and waiting 1 Toy will and the mismatches

Note 1: A mismatch condition will continue to set this bit. Reading PORTB and waiting 1 TCY will end the mismatch condition and allow the bit to be cleared.

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ACCESS FA1h)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CM2IF	CM1IF	—	BCL1IF	LVDIF	TMR3IF	CCP2IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSCFIF: Oscillator Fail Interrupt Flag bit
	 1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = Device clock operating
bit 6	CM2IF: Comparator 2 Interrupt Flag bit
	 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed
bit 5	CM1IF: Comparator 1 Interrupt Flag bit
	 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed
bit 4	Unimplemented: Read as '0'
bit 3	BCL1IF: Bus Collision Interrupt Flag bit (MSSP1 module)
	1 = A bus collision occurred (must be cleared in software)0 = No bus collision occurred
bit 2	LVDIF: High/Low-Voltage Detect (HLVD) Interrupt Flag bit
	 1 = A high/low-voltage condition occurred (must be cleared in software) 0 = An HLVD event has not occurred
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit
	1 = TMR3 register overflowed (must be cleared in software)0 = TMR3 register did not overflow
bit 0	CCP2IF: ECCP2 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.

.

-

REGISTER 10-3: ODCON3: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 3 (BANKED F40h)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	-	—	—	_	SPI2OD	SPI10D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	SPI2OD: SPI2 Open-Drain Output Enable bit
	1 = Open-drain capability enabled0 = Open-drain capability disabled
bit 0	SPI10D: SPI1 Open-Drain Output Enable bit
	1 = Open-drain capability enabled
	0 = Open-drain capability disabled

REGISTER 10-4: PADCFG1: PAD CONFIGURATION CONTROL REGISTER 1 (BANKED F3Ch)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	—	_	RTSECSEL1 ⁽¹⁾	RTSECSEL0 ⁽¹⁾	PMPTTL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2-1	RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits ⁽¹⁾
	 11 = Reserved; do not use 10 = RTCC source clock is selected for the RTCC pin (can be INTRC or T1OSC, depending on the RTCOSC (CONFIG3L<1>) setting) 01 = RTCC seconds clock is selected for the RTCC pin 00 = RTCC alarm pulse is selected for the RTCC pin
bit 0	 PMPTTL: PMP Module TTL Input Buffer Select bit 1 = PMP module uses TTL input buffers 0 = PMP module uses Schmitt Trigger input buffers



REGISTER 10-27: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6 (BANKED ECCh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:	R/W = Readable, Writable if IOLOCK = 0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-28: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7 (BANKED ECDh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable, Writable if IOLOCK = 0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-29: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8 (BANKED ECEh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable, Writable if IOLOCK = 0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-14 for peripheral function numbers)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB1 ⁽²⁾	WAITB0 ⁽²⁾	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽²⁾	WAITE0 ⁽²⁾
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-6	WAITB<1:0>:	Data Setup to	Read/Write W	ait State Config	guration bits ⁽²⁾		
	11 = Data wa	it of 4 TCY; mult	tiplexed addres	ss phase of 4 T	ĊY		
	10 = Data wa	it of 3 TCY; mult	tiplexed addre	ss phase of 3 T	ĊY		
	01 = Data wa	it of 2 ICY; mult	tiplexed addres	ss phase of 2 T	CY CY		
bit 5.2		Road to Byte	Enable Strobe	Wait State Cor	of		
bit 5-2	1111 - Wait c	f additional 15			ingulation bits		
	· · · · · · · · · · · · · · · · · · ·		ICI				
	0001 = Wait o	of additional 1 7	Гсү , , , , , , , , , , , , , , , , , , ,	• • • • •	— ,		
	0000 = No ad	Iditional Wait cy	cles (operatio	n forced into or	ne ICY)		
bit 1-0	WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits ⁽²⁾						
	11 = Wait of 4 Tcy						
	10 = Wait of 3 ICY						
	01 = Wait of 2 ICY						

REGISTER 11-4: PMMODEL: PARALLEL PORT MODE REGISTER LOW BYTE (BANKED F5Ch)⁽¹⁾

Note 1: This register is only available in 44-pin devices.

2: WAITBx and WAITEx bits are ignored whenever WAITM<3:0> = 0000.

13.7 Resetting Timer1 Using the ECCP Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 18.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Trigger from the				
	ECCPx module will not set the TMR1IF				
	interrupt flag bit (PIR1<0>).				

13.8 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

The Timer1 gate can also be driven by multiple selectable sources.

13.8.1 TIMER1 GATE COUNT ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 13-4 for timing details.

TABLE 13-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

15.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- · Module Reset on ECCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the ECCP modules; see **Section 18.1.1** "**ECCP Module and Timer Resources**" for more information.

The Fosc clock source (TMR3CS<1:0> = 01) should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

REGISTER 15-1: T3CON: TIMER3 CONTROL REGISTER (ACCESS F79h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	—	T3SYNC	RD16	TMR3ON
bit 7							bit 0

Legend:									
R = Read	able bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7-6	TMR3CS	<1:0>: Timer3 Clock Sourc	e Select bits ⁽²⁾						
	10 = Tim	10 = Timer3 clock source is the T3CKI input pin (assigned in the PPS module)							
	01 = Tim	er3 clock source is the syste	em clock (Fosc) ⁽¹⁾						
	00 = Tim	er3 clock source is the instr	uction clock (Fosc/4)						
bit 5-4	T3CKPS	<1:0>: Timer3 Input Clock F	Prescale Select bits						
	11 = 1:8	Prescale value							
	10 = 1:4	Prescale value							
	01 = 1:2	Prescale value							
hit 3	Beserve	d: Program as '0'							
bit 0	Tasync	I Timor? External Clock Inn	ut Synahranization Control hit						
DILZ	135 TNC		ut Synchronization Control bit						
	1 = Do n	<u>inscostiloz – 10.</u> ot synchronize external cloc	k input						
	0 = Sync	hronize external clock input	a nipat						
	When TM	/R3CS<1:0> = 0x:							
	This bit is	ignored; Timer3 uses the i	nternal clock.						
bit 1	RD16: 16	3-Bit Read/Write Mode Enal	ole bit						
	1 = Enab	les register read/write of Tir	mer3 in one 16-bit operation						
	0 = Enab	les register read/write of Tir	mer3 in two 8-bit operations						
bit 0	TMR3ON	I: Timer3 On bit							
	1 = Enab	les Timer3							
	0 = Stops	s Timer3							
Note 1:	The Fosc clo	ock source should not be se	lected if the timer will be used v	vith the ECCP capture/compare					
•			(h						

2: When switching clock sources and using the clock prescaler, write to TMR3L afterwards to reset the internal prescaler count to 0.

17.1.2 RTCVALH AND RTCVALL REGISTER MAPPINGS

REGISTER 17-6: RESERVED REGISTER (ACCESS F99h, PTR 11b)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 7-0 Unimplemented: Read as '0'

REGISTER 17-7: YEAR: YEAR VALUE REGISTER (ACCESS F98h, PTR 11b)⁽¹⁾

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits
Contains a value from 0 to 9.bit 3-0YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits

Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 17-8: MONTH: MONTH VALUE REGISTER (ACCESS F99h, PTR 10b)⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4 **MTHTEN0:** Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1.

bit 3-0 **MTHONE<3:0>:** Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

When the RXINC bit is set, the RXADDR register will automatically increment after each received byte. Automatic receive address increment can be disabled by clearing the RXINC bit. If RXINC is disabled in Full-Duplex or Half-Duplex Receive modes, all incoming data bytes on SDI2 will overwrite the same memory location pointed to by the RXADDR register. After the SPI DMA transaction has completed, the last received byte will reside in the memory location pointed to by the RXADDR register.

The SPI DMA module can be used for either half-duplex receive only communication, half-duplex transmit only communication or full-duplex simultaneous transmit and receive operations. All modes are available for both SPI master and SPI slave configurations. The DUPLEX0 and DUPLEX1 bits can be used to select the desired operating mode.

The behavior of the DLYINTEN bit varies greatly depending on the SPI operating mode. For example behavior for each of the modes, see Figure 19-3 through Figure 19-6.

SPI Slave mode, DLYINTEN = 1: In this mode, an SSP2IF interrupt will be generated during a transfer if the time between successful byte transmission events is longer than the value set by the DLYCYC<3:0> bits in the DMACON2 register. This interrupt allows slave firmware to know that the master device is taking an unusually large amount of time between byte transmissions. For example, this information may be useful for implementing application-defined communication protocols involving time-outs if the bus remains Idle for too long. When DLYINTEN = 1, the DLYLVL<3:0> interrupts occur normally according to the selected setting.

SPI Slave mode, DLYINTEN = 0: In this mode, the time-out based interrupt is disabled. No additional SSP2IF interrupt events will be generated by the SPI DMA module, other than those indicated by the INTLVL<3:0> bits in the DMACON2 register. In this mode, always set DLYCYC<3:0> = 0000.

SPI Master mode, DLYINTEN = 0: The DLYCYC<3:0> bits in the DMACON2 register determine the amount of additional inter-byte delay, which is added by the <u>SPI</u> DMA module during a transfer. The Master mode <u>SS2</u> output feature may be used.

SPI Master mode, DLYINTEN = 1: The amount of hardware overhead is slightly reduced in this mode, and the minimum inter-byte delay is 8 TcY for Fosc/4, 9 TcY for Fosc/16 and 15 TcY for Fosc/64. This mode can potentially be used to obtain slightly higher effective SPI bandwidth. In this mode, the SS2 control feature cannot be used, and should always be disabled (DMACON1<7:6> = 00). Additionally, the interrupt generating hardware (used in Slave mode) remains active. To avoid extraneous SSP2IF interrupt events, set the DMACON2 delay bits, DLYCYC<3:0> = 1111, and ensure that the SPI serial clock rate is no slower than Fosc/64.

In SPI Master modes, the DMAEN bit is used to enable the SPI DMA module and to initiate an SPI DMA transaction. After user firmware sets the DMAEN bit, the DMA hardware will begin transmitting and/or receiving data bytes according to the configuration used. In SPI Slave modes, setting the DMAEN bit will finish the initialization steps needed to prepare the SPI DMA module for communication (which must still be initiated by the master device).

To avoid possible data corruption, once the DMAEN bit is set, user firmware should not attempt to modify any of the MSSP2 or SPI DMA related registers, with the exception of the INTLVL bits in the DMACON2 register.

If user firmware wants to halt an ongoing DMA transaction, the DMAEN bit can be manually cleared by the firmware. Clearing the DMAEN bit while a byte is currently being transmitted will not immediately halt the byte in progress. Instead, any byte currently in progress will be completed before the MSSP2 and SPI DMA modules go back to their Idle conditions. If user firmware clears the DMAEN bit, the TXADDR, RXADDR and DMABC registers will no longer update, and the DMA module will no longer make any additional read or writes to SRAM; therefore, state information can be lost.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	P ⁽¹⁾	S ⁽¹⁾	R/W ^(2,3)	UA	BF
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	it	U = Unimpler	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
Dit 7	SMP: Slew F	Rate Control bit					
	1 = Slew rat	e control disable	d for Standar	d Speed mode	(100 kHz and 1	MHz)	
	0 = Slew rat	e control enabled	d for High-Sp	eed mode (400	kHz)	1	
bit 6	CKE: SMBus	s Select bit					
	In Master or	Slave mode:					
	1 = Enable S 0 = Disable S	SMBus specific in	puts iputs				
bit 5	D/A: Data/Ad	dress bit					
	In Master mo	ode:					
	Reserved.						
	In Slave mod	<u>le:</u> that the last byte	e received or	transmitted wa	s data		
	0 = Indicates	that the last byte	e received or	transmitted wa	is address		
bit 4	P: Stop bit ⁽¹⁾						
	1 = Indicates 0 = Stop bit v	that a Stop bit h	as been dete last	cted last			
bit 3	S: Start bit ⁽¹⁾						
	1 = Indicates 0 = Start bit v	that a Start bit h was not detected	as been dete last	ected last			
bit 2	R/W: Read/	Vrite Information	bit ^(2,3)				
	In Slave mod	le:					
	1 = Read						
	0 – Wille In Master mo	de.					
	1 = Transmit	is in progress					
	0 = Transmit	is not in progres	S				
bit 1	UA: Update	Address bit (10-E	Bit Slave mod	le only)			
	1 = Indicates 0 = Address	does not need to	be updated	e the address in	Time SSPXADD	register	
bit 0	BF: Buffer Fu	ull Status bit					
	In Transmit n	node:					
	1 = SSPxBU	F is full					
	In Receive m	node:					
	1 = SSPxBU	F is full (does no	t include the	ACK and Stop	bits)		
	0 = SSPxBU	F is empty (does	not include t	he ACK and St	op bits)		
Note 1:	This hit is cleared	d an Daastandu		••••••			
		d on Reset and w	vnen SSPEN	is cleared.			

REGISTER 19-5: SSPxSTAT: MSSPx STATUS REGISTER – I²C[™] MODE (ACCESS FC7h/F73h)





19.5.4.5 Clock Synchronization and CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-14).





22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input, VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input, VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty due to input offsets and response time.

FIGURE 22-2: SINGLE COMPARATOR



22.3 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response to a comparator input change. Otherwise, the maximum delay of the comparators should be used (see **Section 29.0 "Electrical Characteristics"**).

22.4 Analog Input Connection Considerations

Figure 22-3 provides a simplified circuit for an analog input. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.





25.1.5 INTERRUPTS

The CTMU sets its interrupt flag (PIR3<2>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<2>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge status bits and determine which edge occurred last and caused the interrupt.

25.2 CTMU Module Initialization

The following sequence is a general guideline used to initialize the CTMU module:

- 1. Select the current source range using the IRNG bits (CTMUICON<1:0>).
- 2. Adjust the current source trim using the ITRIM bits (CTMUICON<7:2>).
- 3. Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2 and 6:5>).
- Configure the input polarities for the edge inputs using the EDG1POL and EDG2POL bits (CTMUCONL<4,7>). The default configuration is for negative edge polarity (high-to-low transitions).
- Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>). By default, edge sequencing is disabled.
- Select the operating mode (Measurement or Time Delay) with the TGEN bit (CTMUCONH<4>). The default mode is Time/ Capacitance Measurement.
- Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>); after waiting a sufficient time for the circuit to discharge, clear IDISSEN.
- 8. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>).
- 9. Enable the module by setting the CTMUEN bit.
- 10. Clear the Edge Status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.
- 11. Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>).

Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module:

- Edge Source Generation: In addition to the external edge input pins, both Timer1 and the Output Compare/PWM1 module can be used as edge sources for the CTMU.
- Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels.
- Pulse Generation: When generating system clock independent output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference.

25.3 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of this type of application would include a capacitive touch switch, in which the touch circuit has a baseline capacitance, and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place: the current source needs calibration to set it to a precise current, and the circuit being measured needs calibration to measure and/or nullify all other capacitance other than that to be measured.

25.3.1 CURRENT SOURCE CALIBRATION

The current source on board the CTMU module has a range of $\pm 62\%$ nominal for each of three current ranges. Therefore, for precise measurements, it is possible to measure and adjust this current source by placing a high precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 25-2. The current source measurement is performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue a time delay for voltage across RCAL to stabilize and the ADC sample/hold capacitor to charge.
- 5. Perform A/D conversion.
- 6. Calculate the present source current using I = V/RCAL, where RCAL is a high precision resistance and *V* is measured by performing an A/D conversion.

EXAMPLE 25-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include <pl8cxxx.h>
#define COUNT 500
                                        //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                        //Un-pressed switch value
#define TRIP 300
                                        //Difference between pressed
                                        //and un-pressed switch
#define HYST 65
                                        //amount to change
                                        //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main(void)
{
   unsigned int Vread;
                                        //storage for reading
   unsigned int switchState;
   int i;
   //assume CTMU and A/D have been setup correctly
   //see Example 25-1 for CTMU & A/D setup
   setup();
   CTMUCONHbits.CTMUEN = 1;
                                       // Enable the CTMU
   CTMUCONLbits.EDG1STAT = 0;
                                       // Set Edge status bits to zero
   CTMUCONLbits.EDG2STAT = 0;
                                        //drain charge on the circuit
   CTMUCONHbits.IDISSEN = 1;
   DELAY;
                                        //wait 125us
   CTMUCONHbits.IDISSEN = 0;
                                        //end drain of circuit
   CTMUCONLbits.EDG1STAT = 1;
                                        //Begin charging the circuit
                                        //using CTMU current source
                                        //wait for 125us
   DELAY;
   CTMUCONLbits.EDG1STAT = 0;
                                        //Stop charging circuit
   PIR1bits.ADIF = 0;
                                        //make sure A/D Int not set
   ADCON0bits.GO=1;
                                        //and begin A/D conv.
   while(!PIR1bits.ADIF);
                                        //Wait for A/D convert complete
   Vread = ADRES;
                                        //Get the value from the A/D
   if(Vread < OPENSW - TRIP)
    {
        switchState = PRESSED;
   }
   else if(Vread > OPENSW - TRIP + HYST)
    {
       switchState = UNPRESSED;
   }
}
```

CPF	SGT	Compare f	Compare f with W, Skip if f > W		CPF	SLT	Compare f	with W, Skip	if f < W	
Synta	ax:	CPFSGT	f {,a}		Synt	ax:	CPFSLT	{,a}		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]		
Oper	ation:	(f) – (W), skip if (f) > ((unsigned c	(W) comparison)		Oper	ation:	(f) - (W), skip if $(f) < (W)$ (unsigned comparison)			
Statu	is Affected:	None			Statu	is Affected:	None	. ,		
Enco	oding:	0110	010a fff	f fff	Enco	dina.	0110	000a fff	f ffff	
Desc	ription:	Compares t ory location by performi	he contents of 'f' to the conte ng an unsigne	f data mem- ents of the W d subtraction.	Desc	Description:		Compares the contents of data mem- ory location 'f' to the contents of W by		
		If the conter contents of instruction i executed in two-cycle in	nts of 'f' are gre WREG, then t s discarded ar stead, making istruction.	eater than the he fetched nd a NOP is this a				If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a		
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing					If 'a' is '0', the open of the	ne Access Bar ne BSR is use (default).	ik is selected. d to select the	
					Word	le.	1	(aolaan).		
					Cycle	Cycles:		1(2) Note: 3 cycles if skip and followed		
		mode when	mode whenever $f \le 95$ (5Fh). See							
		Section 27	2.3 "Byte-Or	iented and			by a	a 2-word instru	iction.	
		Bit-Oriente	d Instruction	s in Indexed	QC	ycle Activity:				
Word	1e.				Q1	Q2	Q3	Q4		
Cycle		1(2)				Decode	Read	Process	No	
Oyon		Note: 3 c	Note: 3 cycles if skip and followed				register 'f'	Data	operation	
		by	a 2-word instr	uction.	IT SK	.ip:	00	02	01	
QC	ycle Activity:					QT	Q2	Q3	Q4	
	Q1	Q2	Q3	Q4		operation	operation	operation	operation	
	Decode	Read	Process	No	lf sk	ip and followe	d by 2-word in	struction:	operation	
lf ck	in:	register T	Data	operation		Q1	Q2	Q3	Q4	
11 51		Q2	Q3	Q4		No	No	No	No	
	No	No	No	No		operation	operation	operation	operation	
	operation	operation	operation	operation		No	No	No	No	
lf sk	ip and followe	d by 2-word in	struction:	• ·		operation	operation	operation	operation	
	Q1	Q2	Q3	Q4	-				_	
	operation	operation	operation	operation	Exar	nple:	HERE (CPFSLT REG,	1	
	No	No	No	No			LESS	:		
	operation	operation	operation	operation		Refore Instruc	tion			
Example: HERE CPFSGT REG, 0 NGREATER : GREATER :			PC W After Instructio	= Ad = ? on < W;	dress (here)				
	Before Instruc	tion				PC If RFG	= Ad > W·	dress (LESS)	
	PC W	= Ad = 2	dress (HERE)		PC	= Ad	dress (NLES	S)	
	After Instructio If REG PC If REG	on > W; = Ad ≤ W;	dress (grea	IER)						
	PC	= Ad	dress (NGRE	ATER)						

SLEEP Enter Sleep Mode							
Syntax:	SLEEP						
Operands:	None	None					
Operation:	$\begin{array}{l} 00h \rightarrow WE \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ postscaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$					
Status Affected:	TO, PD						
Encoding:	0000	0000	0000	0011			
Description:	The Power cleared. Th is set. The postscaler	r-Down st he Time-c Watchdo are clear	atus bit (out status og Timer a ed.	PD) is bit (TO) and its			
	The proces with the os	The processor is put into Sleep mode with the oscillator stopped.					
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	No	Proces	s (Go to			
	operation	Data		Sleep			
Example:	SLEEP						
Before Instruction	on						
$\frac{TO}{PD} = 4$? ?						
After Instruction $\frac{\overline{TO}}{\overline{PD}} = 0$	1 1 0						
† If WDT causes wa	ake-up, this b	oit is clear	ed.				

SUB	FWB	Subtract f from W with Borrow						
Synta	ax:	SUE	BFWB f	{,d {,a}}				
Oper	ands:	0 ≤ 1 d ∈ a ∈	f ≤ 255 [0,1] [0,1]					
Oper	ation:	(W)	– (f) – (C) \rightarrow des	t			
Statu	is Affected:	N, C	DV, C, DC	, Z				
Enco	oding:	0	101	01da	fff	f fff		
Description: Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is store W. If 'd' is '1', the result is stored in register 'f' (default).					ry flag ement ılt is stored in tored in			
		lf 'a' 'a' is GPF	is '0', the s '1', the I R bank (d	e Access BSR is ι efault).	Bank Ised to	is selected. If select the		
		If 'a' set i Inde whe Sec Bit- Lite	t is '0' and s enabled exed Liter never f ≤ tion 27.2 Oriented ral Offse	d the ext d, this ins al Offse 95 (5Fh .3 "Byte Instruc t Mode'	tended structic t Addre t). See e-Oriei stions tions	instruction on operates in essing mode nted and in Indexed etails.		
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1		Q2	Q	3	Q4		
	Decode	F	Read	Proce	ess	Write to		
_		Teg		Dat	a	uestination		
Exan	<u>nple 1:</u> Before Instruc	S tion	UBFWB	REG,	1, 0			
	REG	=	3					
	W	=	2					
	After Instructio	- n	'					
	REG	=	FF					
	C	=	2					
	Z	=	0 1 · re	sult is n	enative	`		
Exar	nple 2:	S	UBFWB	REG,	0, 0	•		
	Before Instruc	tion		,				
	REG	=	2					
	C	=	5 1					
	After Instruction	on						
	REG W	=	2					
	ç	=	1					
	Z N	=	0 0 : re	sult is p	ositive			
Exan	nple 3:	S	UBFWB	REG,	1, 0			
	Before Instruc	tion						
	REG W C	= = =	1 2 0					
	After Instruction	on						
	REG W	=	0 2					
	Ç	=	1					
	∠ N	=	1 ; re 0	suit is ze	ero			