

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf44j11-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Nu	umber					
Pin Name	28-SPDIP/ SSOP/ SOIC	28-QFN	Pin Type	Buffer Type	Description		
MCLR	1	26	I	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.		
OSC1/CLKI/RA7	9	6					
OSC1			I	ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. Main oscillator input connection.		
CLKI			Ι	CMOS	External clock source input; always associated with pin function OSC1 (see related OSC1/CLKI pins).		
RA7 <sup>(1)</sup>			I/O	TTL	Digital I/O.		
OSC2/CLKO/RA6 OSC2	10	7	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO			0	—	Main oscillator feedback output connection. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6 <sup>(1)</sup>			I/O	TTL	Digital I/O.		
Legend: TTL = TTL compatient	tible input			С	MOS = CMOS compatible input or output		
SI = Schmitt Trig	iger input w	Ith CMOS	levels	A	nalog = Analog input		
I = Input				0	= Output = Onen Drain (no R diado to Von)		
DIG = Digital outpu	ıt			0			

#### TABLE 1-3:PIC18F2XJ11 PINOUT I/O DESCRIPTIONS

	Pin Number					
Pin Name	28-SPDIP/ SSOP/ SOIC	28-QFN	Pin Type	Buffer Type	Description	
					PORTA is a bidirectional I/O port.	
RA0/AN0/C1INA/ULPWU/RP0 RA0 AN0 C1INA ULPWU RP0	2	27	I/O I I I/O	DIG Analog Analog Analog DIG	Digital I/O. Analog input 0. Comparator 1 input A. Ultra low-power wake-up input. Remappable peripheral pin 0.	
RA1/AN1/C2INA/RP1 RA1 AN1 C2INA RP1	3	28	I/O O I I/O	DIG Analog Analog DIG	Digital I/O. Analog input 1. Comparator 2 input A. Remappable peripheral pin 1.	
RA2/AN2/VREF-/CVREF/C2INB RA2 AN2 VREF- CVREF C2INB	4	1	I/O I O I I	DIG Analog Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output. Comparator 2 input B.	
RA3/AN3/VREF+/C1INB RA3 AN3 VREF+ C1INB	5	2	I/O I I	DIG Analog Analog Analog	Digital I/O Analog input 3 A/D reference voltage (high) input Comparator 1 input B	
RA5/AN4/SS1/HLVDIN/ RP2 RA5 <u>AN4</u> SS1 HLVDIN RP2 RA6 <sup>(1)</sup>	7	4	I/O I I I/O	DIG Analog TTL Analog DIG	Digital I/O. Analog input 4. SPI slave select input. High/low-voltage detect input. Remappable peripheral pin 2. See the OSC2/CLKO/RA6 pin	
RA7 <sup>(1)</sup>					See the OSC1/CLKI/RA7 pin.	
Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       Analog = Analog input         I = Input       O = Output         P = Power       OD = Open-Drain (no P diode to VDD)         DIG = Digital output       OD = Open-Drain (no P diode to VDD)						

	Pin N	Pin Number				
Pin Name	44- QFN	44- TQFP	Pin Type	Buffer Type	Description	
MCLR	18	18	I	ST	Master Clear (Reset) input; this is an active-low Reset to the device.	
OSC1/CLKI/RA7 OSC1	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. Main oscillator input connection	
CLKI			I	CMOS	External clock source input; always associated with pin function OSC1 (see related OSC1/CLKI pins).	
RA7 <sup>(1)</sup>			I/O	TTL	Digital I/O.	
OSC2/CLKO/RA6 OSC2	33	31	0	_	Oscillator crystal or clock output Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	
CLKO			0	_	Main oscillator feedback output connection in RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate	
RA6 <sup>(1)</sup>			I/O	TTL	Digital I/O.	
Legend: TTL = TTL compatible ST = Schmitt Trigger I = Input P = Power DIG = Digital output	input input with	n CMOS	levels	) / () ()	CMOS= CMOS compatible input or outputAnalog= Analog inputD= OutputDD= Open-Drain (no P diode to VDD)	

## TABLE 1-4: PIC18F4XJ11 PINOUT I/O DESCRIPTIONS

	Pin Number		Din	Buffor		
Pin Name	44- QFN	44- TQFP	Туре	Туре	Description	
					PORTD is a bidirectional I/O port.	
RD0/PMD0/SCL2 RD0 PMD0 SCL2	38	38	1/0 1/0 1/0	ST DIG I <sup>2</sup> C	Digital I/O. Parallel Master Port data. I <sup>2</sup> C™ data input/output.	
RD1/PMD1/SDA2 RD1 PMD1 SDA2	39	39	I/O I/O I/O	ST DIG I <sup>2</sup> C	Digital I/O. Parallel Master Port data. I <sup>2</sup> C data input/output.	
RD2/PMD2/RP19 RD2 PMD2 RP19	40	40	I/O I/O I/O	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 19.	
RD3/PMD3/RP20 RD3 PMD3 RP20	41	41	I/O I/O I/O	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 20.	
RD4/PMD4/RP21 RD4 PMD4 RP21	2	2	1/0 1/0 1/0	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 21.	
RD5/PMD5/RP22 RD5 PMD5 RP22	3	3	1/0 1/0 1/0	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 22.	
RD6/PMD6/RP23 RD6 PMD6 RP23	4	4	1/0 1/0 1/0	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 23.	
RD7/PMD7/RP24 RD7 PMD7 RP24	5	5	1/0 1/0 1/0	ST DIG DIG	Digital I/O. Parallel Master Port data. Remappable peripheral pin 24.	
Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsAnalog= Analog inputI = InputO= OutputP = PowerOD= Open-Drain (no P diode to VDD)DIG = Digital outputDIG= Digital output						

#### TABLE 1-4: PIC18F4XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

### 5.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register (CM, RI,

TO, PD, POR and BOR) are set or cleared differently in different Reset situations, as indicated in Table 5-1. These bits are used in software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. These are categorized by POR and BOR, MCLR and WDT Resets, and WDT wake-ups.

TABLE 5-1:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
	RCON REGISTER

Condition	Program			STKPTR Register					
Condition	Counter <sup>(1)</sup>	CM	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET instruction	0000h	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	1	u	0	u	u
Configuration Mismatch Reset	0000h	0	u	u	u	u	u	u	u
MCLR Reset during power-managed Run modes	0000h	u	u	1	u	u	u	u	u
MCLR Reset during power-managed Idle modes and Sleep mode	0000h	u	u	1	0	u	u	u	u
MCLR Reset during full-power execution	0000h	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	u	1
WDT time-out during full-power or power-managed Run modes	0000h	u	u	0	u	u	u	u	u
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	u	0	u	u	u	u

Legend: u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

TABLE J-Z.			NS FOR ALL REGI	SISTERS (CONTINUED)					
Register	Applicable Devices		Power-on Reset, Brown-out Reset, Wake From Deep Sleep	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt				
INDF2	PIC18F2XJ11	PIC18F4XJ11	N/A	N/A	N/A				
POSTINC2	PIC18F2XJ11	PIC18F4XJ11	N/A	N/A	N/A				
POSTDEC2	PIC18F2XJ11	PIC18F4XJ11	N/A	N/A	N/A				
PREINC2	PIC18F2XJ11	PIC18F4XJ11	N/A	N/A	N/A				
PLUSW2	PIC18F2XJ11	PIC18F4XJ11	N/A	N/A	N/A				
FSR2H	PIC18F2XJ11	PIC18F4XJ11	0000	0000	uuuu				
FSR2L	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
STATUS	PIC18F2XJ11	PIC18F4XJ11	x xxxx	u uuuu	u uuuu				
TMR0H	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
TMR0L	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TOCON	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu				
OSCCON	PIC18F2XJ11	PIC18F4XJ11	0110 q100	0110 q100	0110 qluu				
CM1CON	PIC18F2XJ11	PIC18F4XJ11	0001 1111	0001 1111	uuuu uuuu				
CM2CON	PIC18F2XJ11	PIC18F4XJ11	0001 1111	0001 1111	uuuu uuuu				
RCON <sup>(4)</sup>	PIC18F2XJ11	PIC18F4XJ11	0-11 11qq	0-qq qquu	u-qq qquu				
TMR1H	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TMR1L	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
T1CON	PIC18F2XJ11	PIC18F4XJ11	0000 0000	uuuu uuuu	uuuu uuuu				
TMR2	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
PR2	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu				
T2CON	PIC18F2XJ11	PIC18F4XJ11	-000 0000	-000 0000	-uuu uuuu				
SSP1BUF	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
SSP1ADD	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
SSP1MSK	PIC18F2XJ11	PIC18F4XJ11	1111 1111	1111 1111	uuuu uuuu				
SSP1STAT	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
SSP1CON1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
SSP1CON2	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
ADRESH	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
ADRESL	PIC18F2XJ11	PIC18F4XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu				
ADCON0	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
ADCON1	PIC18F2XJ11	PIC18F4XJ11	0000 0000	0000 0000	uuuu uuuu				
WDTCON	PIC18F2XJ11	PIC18F4XJ11	1qq- q000	1qq- 0000	uqq- uuuu				

#### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 4: See Table 5-1 for Reset value for specific condition.
- 5: Not implemented for PIC18F2XJ11 devices.
- 6: Not implemented on "LF" devices.

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base address
	MOVWF	TBLPTRU	;	of the memory block, minus 1
	MOVLW	CODE ADDR HIGH		-
	MOVWE			
	MOVIE	CODE ADDR LOW		
	MOVEW	CODE_ADDR_LOW		
	MOVWE	TREPTRE		
ERASE_BLOCK				
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	0x55		
	MOVWF	EECON2	;	write 55h
	MOVLW	0×AA		
	MOVWE	EECON2	;	write OAAh
	DOF	EECON1 WP		start orage (CDU stall)
	BSF	EECONI, WK		start erase (CPO starr)
	RPL.	INICON, GIE	;	re-enable interrupts
	MOVLW	D.T0,		
	MOVWF	WRITE_COUNTER	;	Need to write 16 blocks of 64 to write
			;	one erase block of 1024
RESTART_BUFFER				
	MOVLW	D'64'		
	MOVWF	COUNTER		
	MOVLW	BUFFER ADDR HIGH	;	point to buffer
	MOVWF	FSROH		-
	MOVLW	BUFFFF ADDR LOW		
	MOVWE	ESDOL		
ETI DIFFED	MOVWE	F SRUE		
FILL_BUFFER				
	• • •		;	read the new data from 12C, SPI,
			;	PSP, USART, etc.
WRITE_BUFFER				
	MOVLW	D'64'	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_BYTE_TO_HREC	3S			
	MOVFF	POSTINC0, WREG	;	get low byte of buffer data
	MOVWF	TABLAT	;	present data to table latch
	TBLWT+	*	;	- write data, perform a short write
			;	to internal TBLWT holding register.
	DECESZ	COUNTER	;	loop until buffers are full
	BRA	WRITE BYTE TO HERCE		The most warters are fait
DDOCDIM MEMODV		MATIE_DITE_IO_INEGS		
FROGRAM_MEMORI	DOF	RECONT MERN		anable regite to memory.
	RPL.	LLCONI, WKEN	;	enable write to memory
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	0x55		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	0xAA		
	MOVWF	EECON2	;	write OAAh
	BSF	EECON1, WR	;	start program (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts
	BCF	EECON1. WREN	;	disable write to memory
	201	, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	
	DECEST	WRITE COINTER		done with one write avale
	DECESZ	WALLE_COUNTER		if not done worked by the survey black
	BKA	KESTART_BUFFER	;	IL NOT done replacing the erase block

#### EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

### 10.7.3.2 Output Mapping

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-14).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '00000'. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.

Function	Output Function Number <sup>(1)</sup>	Output Name			
NULL	0	NULL <sup>(2)</sup>			
C1OUT	1	Comparator 1 Output			
C2OUT	2	Comparator 2 Output			
TX2/CK2	5	EUSART2 Asynchronous Transmit/Asynchronous Clock Output			
DT2	6	EUSART2 Synchronous Transmit			
SDO2	9	SPI2 Data Output			
SCK2	10	SPI2 Clock Output			
SSDMA	12	SPI DMA Slave Select			
ULPOUT	13	Ultra Low-Power Wake-up Event			
CCP1/P1A	14	ECCP1 Compare or PWM Output Channel A			
P1B	15	ECCP1 Enhanced PWM Output, Channel B			
P1C	16	ECCP1 Enhanced PWM Output, Channel C			
P1D	17	ECCP1 Enhanced PWM Output, Channel D			
CCP2/P2A	18	ECCP2 Compare or PWM Output			
P2B	19	ECCP2 Enhanced PWM Output, Channel B			
P2C	20	ECCP2 Enhanced PWM Output, Channel C			
P2D	21	ECCP2 Enhanced PWM Output, Channel D			

### TABLE 10-14: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

**Note 1:** Value assigned to the RPn<4:0> pins corresponds to the peripheral output function number.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

### **11.4** Application Examples

This section introduces some potential applications for the PMP module.

#### 11.4.1 MULTIPLEXED MEMORY OR PERIPHERAL

Figure 11-27 demonstrates the hookup of a memory or another addressable peripheral in Full Multiplex mode. Consequently, this mode achieves the best pin saving from the microcontroller perspective. However, for this configuration, there needs to be some external latches to maintain the address.





#### 11.4.2 PARTIALLY MULTIPLEXED MEMORY OR PERIPHERAL

Partial multiplexing implies using more pins; however, for a few extra pins, some extra performance can be achieved. Figure 11-28 provides an example of a memory or peripheral that is partially multiplexed with an external latch. If the peripheral has internal latches, as displayed in Figure 11-29, then no extra circuitry is required except for the peripheral itself.

#### FIGURE 11-28: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



#### FIGURE 11-29: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION



## 17.1 RTCC MODULE REGISTERS

The RTCC module registers are divided into following categories:

## **RTCC Control Registers**

- RTCCFG
- RTCCAL
- PADCFG1
- ALRMCFG
- ALRMRPT

## **RTCC Value Registers**

- RTCVALH and RTCVALL Can access the following registers
  - YEAR
  - MONTH
  - DAY
  - WEEKDAY
  - HOUR
  - MINUTE
  - SECOND

### **Alarm Value Registers**

- ALRMVALH and ALRMVALL Can access the following registers:
  - ALRMMNTH
  - ALRMDAY
  - ALRMWD
  - ALRMHR
  - ALRMMIN
  - ALRMSEC
- Note: The RTCVALH and RTCVALL registers can be accessed through RTCRPT<1:0>. ALRMVALH and ALRMVALL can be accessed through ALRMPTR<1:0>.

#### 18.5.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 18-12 for an illustration of this sequence.

The Full-Bridge mode does not provide a dead-band delay. As one output is modulated at a time, a dead-band delay is generally not required. There is a situation where a dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 18-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time, t1, the PxA and PxD outputs become inactive, while the PxC output becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices, QC and QD (see Figure 18-10), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

### FIGURE 18-12: EXAMPLE OF PWM DIRECTION CHANGE



NOTES:



TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	69
PIR1	PMPIF <sup>(1)</sup>	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	72
PIE1	PMPIE <sup>(1)</sup>	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	72
IPR1	PMPIP <sup>(1)</sup>	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	72
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF	72
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CTMUIE	TMR3GIE	RTCCIE	72
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CTMUIP	TMR3GIP	RTCCIP	72
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	72
TXREGx	EUSARTx	Transmit Re	gister						72
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	72
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	73
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								72
SPBRGx	EUSARTx	Baud Rate C	Generator R	egister Low	Byte				72
ODCON2	_	_	_	_			U2OD	U10D	74

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: These pins are only available on 44-pin devices.

### 22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. Each operational comparator will consume additional current. To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected.

## 22.8 Effects of a Reset

A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	69
PIR2	OSCFIF	CM2IF	CM1IF	—	BCL1IF	LVDIF	TMR3IF	CCP2IF	72
PIE2	OSCFIE	CM2IE	CM1IE	—	BCL1IE	LVDIE	TMR3IE	CCP2IE	72
IPR2	OSCFIP	CM2IP	CM1IP	—	BCL1IP	LVDIP	TMR3IP	CCP2IP	72
CMxCON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	70
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	74
CMSTAT	—	—	—	—	—	—	COUT2	COUT1	73
ANCON0	PCFG7 <sup>(1)</sup>	PCFG6 <sup>(1)</sup>	PCFG5 <sup>(1)</sup>	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	74
PORTA	RA7	RA6	RA5	—	RA3	RA2	RA1	RA0	72
TRISA	TRISA7	TRISA6	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0	72

 TABLE 22-3:
 REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not related to comparator operation.

**Note 1:** These bits and/or registers are not implemented on 28-pin devices.

## 25.4 Measuring Capacitance with the CTMU

There are two separate methods of measuring capacitance with the CTMU. The first is the absolute method, in which the actual capacitance value is desired. The second is the relative method, in which the actual capacitance is not needed, rather an indication of a change in capacitance is required.

#### 25.4.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 25.3 "Calibrating the CTMU Module"** should be followed. Capacitance measurements are then performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, *T*.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I \* T)/V, where *I* is known from the current source measurement step (see **Section 25.3.1 "Current Source Calibration"**), *T* is a fixed delay and *V* is measured by performing an A/D conversion.
- 8. Subtract the stray and A/D capacitance (*C*OFFSET from **Section 25.3.2** "**Capacitance Calibration**") from *CTOTAL* to determine the measured capacitance.

#### 25.4.2 RELATIVE CHARGE MEASUREMENT

An application may not require precise capacitance measurements. For example, when detecting a valid press of a capacitance-based switch, detecting a relative change of capacitance is of interest. In this type of application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter, etc. A larger voltage will be measured by the A/D Converter. When the switch is closed (or is touched), the total capacitance is larger due to the addition of the capacitances, and a smaller voltage will be measured by the A/D Converter.

Detecting capacitance changes is easily accomplished with the CTMU using these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. Note that in this case, no calibration of the current source or circuit capacitance measurement is needed. See Example 25-4 for a sample software routine for a capacitive touch switch.

FIE	Return fro	Return from Interrupt					
ax:	RETFIE {	RETFIE {s}					
ands:	$s \in [0,1]$						
ation:	$(TOS) \rightarrow P$ $1 \rightarrow GIE/G$ if s = 1, $(WS) \rightarrow W$ , (STATUSS) $(BSRS) \rightarrow$ PCLATU, P	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL};$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
s Affected:	GIE/GIEH,	PEIE/GI	EL.				
ding:	0000	0000	000	1 000s			
ription:	Return fron and Top-of- the PC. Inte setting eithe Global Intel the content WS, STATU into their co STATUS ar of these res	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority Global Interrupt Enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these againts against (dafault)					
ls:	1	1					
es:	2	2					
ycle Activity:							
Q1	Q2	Q3		Q4			
Decode	No operation	No operati	ion	POP PC from stack Set GIEH or GIEL			
No	No	No		No			
operation	operation	operat	ion	operation			
nple: After Interrupt PC W BSR STATUS	RETFIE :	1 = T = V = B = S	OS VS SRS	22			
	FIE ax: ands: ation: ation: s Affected: ding: ription: ls: es: ycle Activity: Q1 Decode No operation aple: After Interrupt PC W BSR STATUIS	FIEReturn fromax:RETFIE{sands: $s \in [0,1]$ ation:(TOS) $\rightarrow$ P $1 \rightarrow$ GIE/Gif $s = 1$ ,(WS) $\rightarrow$ W,(STATUSS)(BSRS) $\rightarrow$ PCLATU, Ps Affected:GIE/GIEH,ding:0000ription:Return fromand Top-of-the PC. Intersecting eitherGlobal Interthe contentWS, STATUinto their contentWS, STATUS arof these regIs:1es:2ycle Activity:Q1Q2DecodeNooperationoperationoperationnple:RETFIEAfter InterruptPCWBSRSTATUS	FIEReturn from Interrupax:RETFIE {s}ands: $s \in [0,1]$ ation:(TOS) $\rightarrow$ PC, $1 \rightarrow$ GIE/GIEH or PIif $s = 1$ ,(WS) $\rightarrow$ W,(STATUSS) $\rightarrow$ STAT(BSRS) $\rightarrow$ BSR,PCLATU, PCLATH as Affected:GIE/GIEH, PEIE/GIBding:0000ription:Return from interrupand Top-of-Stack (Tothe PC. Interrupts and setting either the hig Global Interrupt Ena the contents of the seWS, STATUSS and into their correspond STATUS and BSR. I of these registers orIs:1es:2ycle Activity:Q1Q1Q2Q3DecodeNoNooperationoperationoperationoperationoperationoperationple:RETFIEAfter InterruptRETFIEPC=W=STATUS=STATUS=	FIEReturn from Interruptax:RETFIE {s}ands: $s \in [0,1]$ ation:(TOS) $\rightarrow$ PC, $1 \rightarrow$ GIE/GIEH or PEIE/GIif $s = 1$ ,(WS) $\rightarrow$ W,(STATUSS) $\rightarrow$ STATUS,(BSRS) $\rightarrow$ BSR,PCLATU, PCLATH are understands Affected:ding:000000000000ription:Return from interrupt. Stackand Top-of-Stack (TOS) isthe PC. Interrupts are enasetting either the high or locGlobal Interrupt Enable bitthe contents of the shadowWS, STATUSS and BSRSinto their corresponding registers occurs (Is:1es:2ycle Activity:Q1Q1Q2Q3DecodeNoNooperationoperationoperationoperationoperationoperationsettrictPC= TOSW= WSBSR= BSRSSTATUS= STATUS			

RET	LW	Return Lite	Return Literal to W					
Synta	ax:	RETLW k						
Oper	ands:	$0 \le k \le 255$						
Oper	ation:	$k \rightarrow W$ , (TOS) $\rightarrow P$ PCLATU, P	$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged					
Statu	is Affected:	None						
Enco	oding:	0000	1100 kkk	k kkkk				
Desc	cription:	W is loaded The program the top of th address). T (PCLATH) r	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.					
Word	ds:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'k'	Process Data	POP PC from stack, write to W				
	No operation	No operation	No operation	No operation				
<u>Exar</u>	nple:							
	CALL TABLE	; W contai ; offset v ; W now ha ; table va	; W contains table ; offset value ; W now has ; table value					
TABI								
::	ADDWF PCL RETLW k0 RETLW k1	L ; W = offset ; Begin table ;						
:	: RETLW kn	; End of t	; End of table					

Before Instruction

Delote matu		
W	=	07h
After Instructi	on	
W	=	value of kn

RLCF f {,d {,a}}

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \, \in \, [0,1] \\ a \, \in \, [0,1] \end{array}$ 

Rotate Left f through Carry

RLCF

Syntax: Operands:

	Return from Subroutine							
ax:	RETURN	[S}						
ands:	$s \in [0,1]$	s ∈ [0,1]						
ation:	$(TOS) \rightarrow P($ if s = 1, $(WS) \rightarrow W,$ (STATUSS) $(BSRS) \rightarrow I$ PCLATU, P	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged						
s Affected:	None							
ding:	0000	0000 000	01 001s					
ription:	Return from popped and is loaded in 's'= 1, the c registers W loaded into registers W 's' = 0, no u occurs (defa	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these registers						
s:	1	1						
s:	2							
cle Activity:								
Q1	Q2	Q3	Q4					
Decode	No	Process	POP PC					
	operation	Data	from stack					
No	No	No	No					
operation	operation	operation	operation					
nple: After Instructio	RETURN m:							
	IX: ands: ation: s Affected: ding: ription: s: ycle Activity: Q1 Decode No operation	IX:RETURN +ands: $s \in [0,1]$ ation:(TOS) $\rightarrow$ PCif $s = 1$ ,(WS) $\rightarrow$ W,(STATUSS)(BSRS) $\rightarrow$ HPCLATU, Ps Affected:Noneding:0000ription:Return from popped and is loaded into registers W loaded into registers W 's' = 1, the c registers W 's' = 0, no u occurs (defases:s:1es:2ycle Activity:Q1Q1Q2DecodeNo operationNoNo operationnple:RETURNAfter Instruction: PC = TOS	IX:RETURN {s}ands: $s \in [0,1]$ ation:(TOS) $\rightarrow$ PC;if $s = 1$ ,(WS) $\rightarrow$ W,(STATUSS) $\rightarrow$ STATUS,(BSRS) $\rightarrow$ BSR,PCLATU, PCLATH are uns Affected:Noneding:0000 0000 000ription:Return from subroutine. Tpopped and the top of theis loaded into the program's'= 1, the contents of theregisters WS, STATUS and's' = 0, no update of theseoccurs (default).s:1es:2ycle Activity:Q1Q1Q2Q3DecodeNoNooperationOperationoperationoperationnple:RETURNAfter Instruction:PC = TOS					

Oper	ation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow C,$ $(C) \rightarrow dest<0>$						
Statu	s Affected:	C, N, Z						
Enco	ding:	0011 01da ffff ff:						
Desc	ription:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default).						
If 'a' is '0', the Access Bank is sele If 'a' is '1', the BSR is used to selec GPR bank (default).								
	If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 27.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index Literal Offset Mode" for dotails							
		Literal On	set mode		etalis.			
				egister	f			
Word	ls:		] <mark>← r</mark>	egister	f			
Word	ls: es:	1 1		egister	f			
Word Cycle Q C	ls: es: ycle Activity:	1 1		egister	f			
Word Cycle Q C	ls: es: ycle Activity: Q1	1 1 Q2		egister	Q4			
Word Cycle Q C	ls: es: ycle Activity: Q1 Decode	1 1 Q2 Read register 'f'	Q: Proce	egister 3 ess	Q4 Write to destination			
Word Cycle Q C	ls: es: ycle Activity: Q1 Decode nple:	C C 1 1 Q2 Read register 'f' RLCF	  Proce  REG	a for d egister 3 ess a , 0,	Q4 Write to destination			
Word Cycle Q C	is: es: ycle Activity: Q1 Decode nple: Before Instruct REG C After Instruction	Image: Constraint of the second sec	Q: Proce Dat REG 0110	a lor d egister 3 ess ia	Q4 Write to destination			

SUBLW			Subtract W from Literal							
Syntax:			SUBLW k							
Operands:		0	$0 \le k \le 255$							
Operation:		k	– (W)	$\rightarrow$	W					
Status Affect	cted:	Ν	I, OV, 0	C, I	DC, Z					
Encoding:		Γ	0000		1000	kkk	k	kkkk		
Description	:	V	/ is sul teral 'k'	otra '. T	acted fror he result	m the is pla	eigh aced	nt-bit in W.		
Words:		1								
Cycles:		1								
Q Cycle A	ctivity:									
(	Q1		Q2		Q3			Q4		
Dec	code	F lite	Read eral 'k'		Proces Data	SS	W	/rite to W		
Example 1:		S	UBLW	C	)x02					
Before	e Instruct V	ion = =	01h ?							
After I V C Z N	nstructio V	n = = =	01h 1 0 0	01h 1 ; result is positive 0						
Example 2:		S	SUBLW 0x02							
Before V C After II V C Z N	e Instruct V nstructio V	ion = n = = =	02h ? 00h 1 1 0	;	result is z	zero				
Example 3:		S	UBLW	C	)x02					
Before V C After II	e Instruct V s nstructio	ion = = n =	03h ? FFh	;	(2's comp	oleme	ent)			
C Z N	1	= =	0 0 1	; result is negative						

SUBWF	Subtract W from f							
Syntax:	SU	SUBWF f {,d {,a}}						
Operands:	0 ≤ d ∈ a ∈	f ≤ 255 [0,1] [0,1]	5					
Operation:	(f) -	$(f) - (W) \rightarrow dest$						
Status Affected:	N, (	OV, C,	DC, Z					
Encoding:	C	101	11da	fff	f ffff			
Description:	Sut con res is s	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
	lf 'a If 'a GP	i' is '0', i' is '1', R bank	the Acces the BSR i (default).	s Bank s used	to selected.			
	If 'a set in li mo Sec Bit	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 27.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for dotails						
Words:	1							
Cycles:	1							
Q Cycle Activity	:							
Q1		Q2	Q	3	Q4			
Decode	l reg	Read gister 'f	Proc Da	ess ta	Write to destination			
Example 1:	20	SUBWF	REG,	1, 0				
Before Instr	uction							
REG W	=	3 2						
C	=	?						
After Instruc	tion	1						
W	=	2						
C Z	=	1 0	; result is	positiv	e			
Ň	=	ŏ						
Example 2:	5	SUBWF	REG,	0, 0				
Before Instr	uction	0						
W C	= = =	2 2 ?						
After Instruc	ction							
REG	=	2						
Č	=	1	; result is	zero				
ZN	=	1 0						
Example 3:	S	SUBWF	REG,	1, 0				
Before Instr	uction							
REG W	= = =	1 2 2						
After Instruc	- tion	:						
REG	=	FFh	;(2's com	plemer	nt)			
vv C	=	2 0	; result is	negativ	/e			
Z N	=	0 1		-				





### TABLE 29-19: PARALLEL SLAVE PORT REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial				
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
PS1	TdtV2wrH	Data In Valid before PMWR or PMCS Inactive (setup time)	20			ns		
PS2	TwrH2dtl	PMWR or PMCS Inactive to Data–In Invalid (hold time)	20		_	ns		
PS3	TrdL2dtV	PMRD and PMCS Active to Data–Out Valid	_		80	ns		
PS4	TrdH2dtl	PMRD Inactive or PMCS Inactive to Data–Out Invalid	10		30	ns		

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
Fror	n. Namo	
1101		
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply? Y N	
Dev	ice: PIC18F46J11 Family	Literature Number: DS39932D
Que	stions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and so	oftware development needs?
3.	Do you find the organization of this document easy to	o follow? If not, why?
4.	What additions to the document do you think would e	enhance the structure and subject?
5.	What deletions from the document could be made w	ithout affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what	t and where)?
7.	How would you improve this document?	