

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf44j11t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.6.9 DEEP SLEEP MODE REGISTERS

Deep Sleep mode registers are provided in Register 4-1 through Register 4-6.

### REGISTER 4-1: DSCONH: DEEP SLEEP CONTROL HIGH BYTE REGISTER (BANKED F4Dh)

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
DSEN <sup>(1)</sup>	—	_	_	_	(Reserved)	DSULPEN	RTCWDIS				
bit 7							bit 0				
Legend:	Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	bit 7 <b>DSEN:</b> Deep Sleep Enable bit <sup>(1)</sup> 1 = Deep Sleep mode is entered on a SLEEP command 0 = Sleep mode is entered on a SLEEP command										
bit 6-3	Unimplement	ted: Read as '	כי								
bit 2	(Reserved): A	Always write '0'	to this bit								
bit 1	DSULPEN: U	Itra Low-Powe	r Wake-up Mo	dule Enable bi	it						
	<ul> <li>1 = ULPWU module is enabled in Deep Sleep</li> <li>0 = ULPWU module is disabled in Deep Sleep</li> </ul>										
bit 0	RTCWDIS: R	TCC Wake-up	Disable bit								
	1 = Wake-up from RTCC is disabled 0 = Wake-up from RTCC is enabled										

**Note 1:** In order to enter Deep Sleep, Sleep must be executed immediately after setting DSEN.

#### REGISTER 4-2: DSCONL: DEEP SLEEP CONTROL LOW BYTE REGISTER (BANKED F4Ch)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
—	—	—	—	—	ULPWDIS	DSBOR	RELEASE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	ULPWDIS: Ultra Low-Power Wake-up Disable bit
	1 = ULPWU wake-up source is disabled
	0 = ULPWU wake-up source is enabled (must also set DSULPEN = 1)
bit 1	DSBOR: Deep Sleep BOR Event Status bit
	<ul> <li>1 = DSBOREN was enabled and VDD dropped below the DSBOR arming voltage during Deep Sleep, but did not fall below VDSBOR</li> </ul>
	0 = DSBOREN was disabled or VDD did not drop below the DSBOR arming voltage during Deep Sleep
bit 0	RELEASE: I/O Pin State Release bit
	Upon waking from Deep Sleep, the I/O pins maintain their previous states. Clearing this bit will release the I/O pins and allow their respective TRIS and LAT bits to control their states.
Note 1:	This is the value when VDD is initially applied.

DS39932D-page 58

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
RPOR23 <sup>(5)</sup>	—	—	—	Remappable Pin RP23 Output Signal Select Bits0 0000						74, 169
RPOR22 <sup>(5)</sup>	_	—	—	F	Remappable Pir	n RP22 Output S	Signal Select Bi	ts	0 0000	74, 168
RPOR21 <sup>(5)</sup>	_	_	_	F	Remappable Pir	n RP21 Output	Signal Select Bi	ts	0 0000	74, 168
RPOR20 <sup>(5)</sup>	_	_	_	F	Remappable Pir	n RP20 Output S	Signal Select Bi	ts	0 0000	74, 168
RPOR19 <sup>(5)</sup>	_	_	_	F	Remappable Pir	n RP19 Output \$	Signal Select Bi	ts	0 0000	74, 167
RPOR18	_	_	_	F	Remappable Pir	n RP18 Output S	Signal Select Bi	ts	0 0000	74, 167
RPOR17	_	_	_	F	Remappable Pir	n RP17 Output	Signal Select Bi	ts	0 0000	75, 167
RPOR16	_	_	_	F	Remappable Pir	n RP16 Output	Signal Select Bi	ts	0 0000	75, 166
RPOR15	_	_	—	F	Remappable Pir	n RP15 Output	Signal Select Bi	ts	0 0000	75, 166
RPOR14	_	_	—	F	Remappable Pin RP14 Output Signal Select Bits					75, 166
RPOR13	_	_	—	F	Remappable Pin RP13 Output Signal Select Bits				0 0000	75, 165
RPOR12	_	_	—	F	Remappable Pin RP12 Output Signal Select Bits				0 0000	75, 165
RPOR11	_	_	—	F	Remappable Pir	n RP11 Output S	Signal Select Bi	ts	0 0000	75, 165
RPOR10	—	_	—	F	Remappable Pir	n RP10 Output	Signal Select Bi	ts	0 0000	75, 164
RPOR9	_	_	_		Remappable Pi	n RP9 Output S	ignal Select Bit	s	0 0000	75, 164
RPOR8	_	_	_		Remappable Pi	n RP8 Output S	ignal Select Bit	s	0 0000	75, 163
RPOR7	_	_	_		Remappable Pi	n RP7 Output S	ignal Select Bit	s	0 0000	75, 163
RPOR6	_	_	_		Remappable Pi	n RP6 Output S	ignal Select Bit	s	0 0000	75, 163
RPOR5	_	_	_		Remappable Pi	n RP5 Output S	ignal Select Bit	s	0 0000	75, 162
RPOR4	_	_	_		Remappable Pin RP4 Output Signal Select Bits				0 0000	75, 162
RPOR3	—	_	_		Remappable Pi	n RP3 Output S	ignal Select Bit	s	0 0000	75, 162
RPOR2	—	_	_		Remappable Pi	n RP2 Output S	ignal Select Bit	s	0 0000	75, 161
RPOR1	—	_	_		Remappable Pi	n RP1 Output S	ignal Select Bit	s	0 0000	75, 161
RPOR0	—	—	—		Remappable Pi	n RP0 Output S	ignal Select Bit	s	0 0000	75, 161

#### TABLE 6-4: REGISTER FILE SUMMARY (PIC18F46J11 FAMILY)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

**Note** 1: Bit 21 of the PC is only available in Serial Programming (SP) modes.

2: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

3: The SSPxMSK registers are only accessible when SSPxCON2<3:0> = 1001.

4: Alternate names and definitions for these bits when the MSSP module is operating in I<sup>2</sup>C™ Slave mode. See Section 19.5.3.2 "Address Masking Modes" for details.

5: These bits and/or registers are only available in 44-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 44-pin devices.

6: The PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L register pairs share the same physical registers and addresses, but have different functions determined by the module's operating mode. See Section 11.1.2 "Data Registers" for more information.

Pin	Function	TRIS Setting	I/O	l/O Type	Description	
RB4/PMA1/	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.	
KBI0/RP7		1	Ι	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>	
	PMA1 <sup>(3)</sup> 0 O DIG Parallel Master Port address.					
		Parallel Slave Port address input.				
	KBI0	1	Ι	TTL	Interrupt-on-change pin.	
	RP7	1	Ι	ST	Remappable peripheral pin 7 input.	
		0	0	DIG	Remappable peripheral pin 7 output.	
RB5/PMA0/	RB5	0	0	DIG	LATB<5> data output.	
KBI1/RP8		1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.	
	PMA0 <sup>(3)</sup>	0	0	DIG	Parallel Master Port address.	
		1	Ι	ST/TTL	Parallel Slave Port address input.	
	KBI1	1	Ι	TTL	Interrupt-on-change pin.	
	RP8	1	Ι	ST	Remappable peripheral pin 8 input.	
		0	0	DIG	Remappable peripheral pin 8 output.	
RB6/KBI2/	RB6	0	0	DIG	LATB<6> data output.	
PGC/RP9		1	I	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.	
	KBI2	1	I	TTL	Interrupt-on-change pin.	
	PGC	x	Ι	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. <sup>(2)</sup>	
	RP9	1	I	ST	Remappable peripheral pin 9 input.	
		0	0	DIG	Remappable peripheral pin 9 output.	
RB7/KBI3/	RB7	0	0	DIG	LATB<7> data output.	
PGD/RP10		1	I	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.	
	KBI3	1	I	TTL	Interrupt-on-change pin.	
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. <sup>(2)</sup>	
		x	Ι	ST	Serial execution data input for ICSP and ICD operation. <sup>(2)</sup>	
	RP10	1	Ι	ST	Remappable peripheral pin 10 input.	
		0	0	ST	Remappable peripheral pin 10 output.	

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

**Note 1:** Pins are configured as analog inputs by default on POR. Using these pins for digital inputs requires setting the appropriate bits in ANCON1 first.

2: All other pin functions are disabled when ICSP<sup>™</sup> or ICD are enabled.

**3:** This bit is not available on 28-pin devices.

#### 10.5 PORTD, TRISD and LATD Registers

Note:	PORTD	is	available	only	in	44-pin
	devices.					

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a POR, these pins are configured as digital inputs.

#### EXAMPLE 10-5: INITIALIZING PORTD

CLRF	LATD	; Initialize LATD
		, to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by setting bit, RDPU (PORTE<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a POR.

Note that the pull-ups can be used for any set of features, similar to the pull-ups found on PORTB.

REGISTER 10-12:	<b>RPINR8: PERIPHERAL</b>	PIN SELECT INPUT	<b>REGISTER 8</b>	(BANKED E	EEEh)
-----------------	---------------------------	------------------	-------------------	-----------	-------

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 7							bit 0

Legend:	$R/\overline{W}$ = Readable, Writable if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 IC2R<4:0>: Assign Input Capture 2 (ECCP2) to the Corresponding RPn Pin bits

#### REGISTER 10-13: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12 (BANKED EF2h)

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T1GR4	T1GR3	T1GR2	T1GR1	T1GR0
bit 7							bit 0

Legend:	$R/\overline{W}$ = Readable, Writable if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 T1GR<4:0>: Timer1 Gate Input (T1G) to the Corresponding RPn Pin bits

#### REGISTER 10-14: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13 (BANKED EF3h)

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T3GR4	T3GR3	T3GR2	T3GR1	T3GR0
bit 7							bit 0

Legend:	$R/\overline{W}$ = Readable, Writable if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 T3GR<4:0>: Timer3 Gate Input (T3G) to the Corresponding RPn Pin bits

### 11.1.2 DATA REGISTERS

The PMP module uses eight registers for transferring data into and out of the microcontroller. They are arranged as four pairs to allow the option of 16-bit data operations:

- PMDIN1H and PMDIN1L
- PMDIN2H and PMDIN2L
- PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L
- PMDOUT2H and PMDOUT2L

The PMDIN1 register is used for incoming data in Slave modes and both input and output data in Master modes. The PMDIN2 register is used for buffering input data in select Slave modes.

The PMADDR/PMDOUT1 registers are actually a single register pair; the name and function are dictated by the module's operating mode. In Master modes, the registers function as the PMADDRH and PMADDRL registers and contain the address of any incoming or outgoing data. In Slave modes, the registers function as PMDOUT1H and PMDOUT1L and are used for outgoing data.

PMADDRH differs from PMADDRL in that it can also have limited PMP control functions. When the module is operating in select Master mode configurations, the upper two bits of the register can be used to determine the operation of chip select signals. If these are not used, PMADDR simply functions to hold the upper 8 bits of the address. Register 11-9 provides the function of the individual bits in PMADDRH.

The PMDOUT2H and PMDOUT2L registers are only used in Buffered Slave modes and serve as a buffer for outgoing data.

## 11.1.3 PAD CONFIGURATION CONTROL REGISTER

In addition to the module level configuration options, the PMP module can also be configured at the I/O pin for electrical operation. This option allows users to select either the normal Schmitt Trigger input buffer on digital I/O pins shared with the PMP, or use TTL level compatible buffers instead. Buffer configuration is controlled by the PMPTTL bit in the PADCFG1 register.

## 12.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
   prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

Figure 12-1 provides a simplified block diagram of the Timer0 module in 8-bit mode. Figure 12-2 provides a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 12-1: T0CON: TIMER0 CONTROL REGISTER (ACCESS FD5h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	
bit 7 bit 0								

Legend:				
R = Readable	e bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	TMR0ON: T	imer0 On/Off Control bit		
	1 = Enables	Timer0		
	0 = Stops Ti	mer0		
bit 6	TO8BIT: Tim	er0 8-Bit/16-Bit Control bit		
	1 = Timer0 i	s configured as an 8-bit timer/c	counter	
	0 = Timer0 i	s configured as a 16-bit timer/o	counter	
bit 5	TOCS: Time	r0 Clock Source Select bit		
	1 = Transitio	on on T0CKI pin input edge		
		CIOCK (FOSC/4)		
DIT 4	IUSE: Time	ru Source Edge Select bit		
	1 = Increme	nt on high-to-low transition on	TUCKI pin TUCKI pin	
hit 3		D Proceedor Assignment hit	room pin	
DIL 3	1 - Timor0	proscaler is not assigned. Time	m clock input hypassas pros	calor
	1 = Timer0 0 = Timer0	prescaler is assigned. Timer0 c	clock input comes from presca	aler output.
bit 2-0	T0PS<2:0>:	Timer0 Prescaler Select bits		
	111 <b>= 1:256</b>	Prescale value		
	110 <b>= 1:128</b>	Prescale value		
	101 = 1:64	Prescale value		
	100 = 1:32	Prescale value		
	011 = 1.10 010 = 1.8	Prescale value		
	001 = 1:0	Prescale value		
	000 = 1:2	Prescale value		

## 16.0 TIMER4 MODULE

The Timer4 timer module has the following features:

- 8-Bit Timer register (TMR4)
- 8-Bit Period register (PR4)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 16-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 is also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4 module.

### 16.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the ECCP modules. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T4CKPS<1:0> (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit, TMR4IF (PIR3<3>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR4 register
- a write to the T4CON register
- any device Reset (Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR))

TMR4 is not cleared when T4CON is written.

#### REGISTER 16-1: T4CON: TIMER4 CONTROL REGISTER (ACCESS F76h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented: Read as '0'

bit 6-3	<b>T4OUTPS&lt;3:0&gt;:</b> Timer4 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale
	•
	• 1111 = 1:16 Postscale
bit 2	TMR4ON: Timer4 On bit
	1 = Timer4 is on 0 = Timer4 is off
bit 1-0	T4CKPS<1:0>: Timer4 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

#### 20.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	69
PIR1	PMPIF <sup>(1)</sup>	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	72
PIE1	PMPIE <sup>(1)</sup>	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	72
IPR1	PMPIP <sup>(1)</sup>	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	72
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF	72
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CTMUIE	TMR3GIE	RTCCIE	72
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CTMUIP	TMR3GIP	RTCCIP	72
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	72
RCREGx	EUSARTx	Receive Reg	gister						72
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	72
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	73
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								73
SPBRGx	EUSARTx	Baud Rate C	Generator R	egister Low	Byte				72

#### TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: These pins are only available on 44-pin devices.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
  - Configure the required ADC pins as analog pins using ANCON0, ANCON1
  - Set voltage reference using ADCON0
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON1)
  - Select A/D conversion clock (ADCON1)
  - Turn on A/D module (ADCON0)



- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



### 21.2 Selecting and Configuring Automatic Acquisition Time

The ADCON1 register allows the user to select an acquisition time that occurs each time the  $GO/\overline{DONE}$  bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON1<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (see parameter 130 in Table 29-31 for more information).

Table 21-1 provides the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

#### TABLE 21-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Maximum	
Operation	ADCS<2:0>	Device Frequency
2 Tosc	000	2.86 MHz
4 Tosc	100	5.71 MHz
8 Tosc	001	11.43 MHz
16 Tosc	101	22.86 MHz
32 Tosc	010	45.71 MHz
64 Tosc	110	48.0 MHz
RC <sup>(2)</sup>	011	1.00 MHz <sup>(1)</sup>

Note 1: The RC source has a typical TAD time of  $4 \ \mu s$ .

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

## 21.4 Configuring Analog Port Pins

The ANCON0, ANCON1 and TRISA registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
  - Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

## 23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them. Figure 23-1 provides a block diagram of the module. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.



#### FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 27-1:	GENERAL FORMAT FOR INSTRUCTIONS	
В	yte-oriented file register operations	Example Instruction
	15 10 9 8 7 <u>0</u>	
	OPCODE d a f (FILE #)	ADDWF MYREG, W, B
	d = 0 for result destination to be WREG register	
	a = 0 to force Access Bank	
	a = 1 for BSR to select bank f = 8-bit file register address	
В	vte to Bvte move operations (2-word)	
	15 12 11 0	
	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
	15 12 11 0	
	1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Mandad Elementes approximp	
D	it-oriented the register operations	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RSF MYREG. bit. B
		bor Mindo, Sie, S
	b = 3-bit position of bit in file register (f) a = 0 to force Access Bank	
	a = 1 for BSR to select bank	
	f = 8-bit file register address	
L L	iteral operations	
	15 8 7 0	
	OPCODE k (literal)	MOVLW 7Fh
	k = 8-bit immediate value	
	Control operations	
	CALL COTO and Branch operations	
	15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	45 0.7 0	
		CALL MYFUNC
	15 12 11 0	
	1111 n<19:8> (literal)	
	S = Fast bit	
	15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0	
	OPCODE n<7:0> (literal)	BC MYFUNC

BTFS	SC	Bit Test File, Skip if Clear					
Synta	ax:	BTFSC f, b	{,a}				
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
		$a \in [0,1]$					
Oper	ation:	skip if (f <b>)</b>	= 0				
Statu	s Affected:	None					
Enco	ding:	1011	bbba fff:	f ffff			
Description:		If bit 'b' in reg instruction is then the next the current ir carded and a making this a	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is dis- carded and a NOP is executed instead, making this a two-cycle instruction				
		If 'a' is '0', the If 'a' is '1', the GPR bank (c	e Access Bank e BSR is used i lefault).	is selected. to select the			
If 'a' is '0' and the extende set is enabled, this instruct in Indexed Literal Offset A mode whenever f ≤ 95 (5F Section 27.2.3 "Byte-Ori Bit-Oriented Instructions				d instruction on operates Idressing n). See <b>nted and</b> <b>in Indexed</b> etails.			
Word	s:	1					
Cycle	es:	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:	-					
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf eki	in:	register T	Data	operation			
II SK	ιμ. Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf ski	ip and followed	by 2-word ins	truction:	<b>.</b>			
	Q1	Q2 No	Q3	Q4			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example:		HERE BI FALSE : TRUE :	HERE BTFSC FLAG, 1, 0 FALSE : TRUE :				
	Before Instruct	ion					
	PC	= add	ress (HERE)				
	After Instruction	n 1 - 0					
	PC	= address (TRUE)					
	If FLAG< PC	l> = 1; = add	ress (False)	)			

BTFSS	Bit Test File	Bit Test File, Skip if Set					
Syntax:	BTFSS f, b {	,a}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b < 7 \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]					
Operation:	skip if (f <b>)</b>	= 1					
Status Affected:	None						
Encoding:	1010	bbba fffi	f ffff				
Description:	If bit 'b' in reg instruction is then the next the current ir carded and a making this a	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is dis- carded and a NOP is executed instead, making this a two-cycle instruction					
	If 'a' is '0', the If 'a' is '1', the GPR bank (c	e Access Bank e BSR is used t lefault).	is selected. to select the				
	If 'a' is '0' an set is enable in Indexed Li mode whene Section 27.2 Bit-Oriented Literal Offse	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 27.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
Words:	1	1					
Cycles:	1(2) Note: 3 cy by a	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.					
Q Cycle Activity. Q1	02	03	Q4				
Decode	Read	Process	No				
	register 'f'	Data	operation				
lf skip:							
Q1	Q2	Q3	Q4				
operation	operation	operation	operation				
If skip and followed	by 2-word inst	truction:					
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
operation	operation	operation	operation				
<u>.</u>			<u> </u>				
Evenerales							
<u>Example:</u>	HERE BI FALSE : TRUE :	FSS FLAG	, 1, 0				
Before Instruct PC After Instructio	HERE BT FALSE : TRUE : iion = add n	TFSS FLAG	, 1, 0				

DAW	,	Decimal A	djust W Regis	ster		DECF	Decrement	t f	
Synta	ax:	DAW				Syntax:	DECF f{,c	t {,a}}	
Oper	perands: None			Operands:	$0 \leq f \leq 255$				
Operation: If $[W<3:0>>9]$ or $[DC = 1]$ then, $(W<3:0>) + 6 \rightarrow W<3:0>;$				$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$					
		else,				Operation:	(f) – 1 $\rightarrow$ de	est	
		(W<3:0>) –	→ W<3:0>			Status Affected:	C, DC, N, C	DV, Z	
		lf [W<7:4>	> 9] or [C = 1]	then,		Encoding:	0000	01da ffi	ff ffff
(W<7:4>) + C = 1; else,		$(7:4>) + 6 \rightarrow W < 7:4>,$ 1;			Description:	Decrement result is sto result is sto	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'		
_		(W<7:4>) –	→ W<7:4>				(default).		
Statu	s Affected: dina:	C	0000 000	0 0111			lf 'a' is '0', tl If 'a' is '1', tl	he Access Bar he BSR is use	nk is selected. d to select the
Desc	ription.	DAW adjust	DAW adjusts the eight-bit value in W				GPR bank	(default).	
		resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.					If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 27.2.3 "Byte-Oriented and		
Word	IS:	1					Bit-Oriente	d Instruction	s in Indexed
Cycle	es:	1					Literal Offs	set Mode" for	details.
QC	ycle Activity:					Words:	1		
	Q1	Q2	Q3	Q4		Cycles:	1		
	Decode	Read register W	Process Data	Write		Q Cycle Activity:			
		register w	Dulu			Q1	Q2	Q3	Q4
Exan	<u> 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: </u>	DAW				Decode	Read	Process	Write to
	Before Instruc	tion						Data	destination
	W	= A5h = 0				Example:	DECF (	CNT. 1.0	
	ĎC	= 0				Before Instruc	tion	, -, -	
	After Instructio	on – Osh				CNT	= 01h		
	C	= 1				Z	= 0		
	DC	= 0				CNT	on = 00h		
Exan	<u> 1ple 2:</u>					Z	= 1		
	Before Instruc	tion							
	W	= CEh							
	DC	= 0							
	After Instruction	on							
	W	= 34h = 1							
	ĎС	= 0							

INCF	SZ	Increment	Increment f, Skip if 0					
Synta	ax:	INCFSZ f	{,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f) + 1 $\rightarrow$ description of the skip if results	est, lt = 0					
Statu	s Affected:	None						
Enco	ding:	0011	11da fff	f ffff				
Desc	ription:	The conten incremente placed in W placed bac	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default)					
		If the result which is alr and a NOP it a two-cyc	is '0', the next eady fetched is is executed ins le instruction.	t instruction s discarded tead, making				
		If 'a' is '0', t If 'a' is '1', t GPR bank	he Access Bar he BSR is useo (default).	k is selected. I to select the				
If 'a' is '0' and the extended instruc set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 27.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index								
Word	ls:	1						
Cycle	es:	1(2) Note: 3 o by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	Write to				
ال مار		register 'f'	Data	destination				
II SK	ιμ. Ω1	02	03	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	ip and followe	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	operation	operation	operation	operation				
Example:		HERE NZERO ZERO	HERE INCFSZ CNT, 1, 0 NZERO : ZERO :					
Before Instruction PC = Address (HERE)								
	After Instructic CNT If CNT PC If CNT PC	on = CNT + = 0; = Addres: ≠ 0; = Addres:	1 s (zero) s (nzero)					
			/					

INFSNZ Increment f, Skip if not 0							
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$				
Operation: (f) + 1 $\rightarrow$ dest, skip if result $\neq 0$							
Statu	s Affected:	None					
Enco	ding:	0100	10da fff	f ffff			
Desc	ription:	The content incremented placed in W placed back	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).				
		If the result instruction v discarded a instead, ma instruction.	is not '0', the which is alread and a NOP is ex king it a two-c	next ly fetched is kecuted ycle			
		If 'a' is '0', th If 'a' is '1', th GPR bank (	ne Access Ban ne BSR is useo (default).	k is selected. I to select the			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 27.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details						
Word	ls:	1					
Cycle	es:	1(2) <b>Note:</b> 3 cy by a	vcles if skip an a 2-word instru	d followed ction.			
QC		02	03	04			
	Decode	Read	Process	Write to			
	200040	register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lf ok	operation	operation		operation			
II SK				04			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	, 1, O			
	Before Instruc PC After Instructio	tion = Address on	G (HERE)				
	REG If REG PC If REG	= REG + 7 ≠ 0; = Address = 0;	1 G (NZERO)				
	FG	- Address	(ZERU)				

#### 29.2 DC Characteristics: Power-Down and Supply Current PIC18F46J11 Family (Industrial)

PIC18LFXXJ11 Family		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
PIC18FXX	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units		Conditions				
	Power-Down Current (IPD) <sup>(1)</sup> – Sleep mode									
	PIC18LFXXJ11	0.011	1.4	μΑ	-40°C					
		0.054	1.4	μΑ	+25°C	VDD = 2.0V,				
		0.51	6	μA	+60°C	VDDCORE = 2.0V				
		2.0	10.2	μA	+85°C					
	PIC18LFXXJ11	0.029	1.5	μA	-40°C					
		0.11	1.5	μA	+25°C	VDD = 2.5V,				
		0.63	8	μA	+60°C	VDDCORE = 2.5V				
		2.30	12.6	μA	+85°C		Sleep mode, REGSLP = 1			
	PIC18FXXJ11	2.5	6	μA	-40°C					
		3.1	6	μA	+25°C	VDD = 2.15V, $VDDCORE = 10 \mu E$				
		3.9	8	μA	+60°C	Capacitor				
		5.6	16	μA	+85°C	•				
	PIC18FXXJ11	4.1	7	μA	-40°C					
		3.3	7	μA	+25°C	VDD = 3.3V, $VDDCORE = 10 \mu E$				
		4.1	10	μA	+60°C	Capacitor				
		6.0	19	μA	+85°C					
	Power-Down Current (IPD)	<sup>(1)</sup> – De	ep Slee	p mode						
	PIC18FXXJ11	1	25	nA	-40°C					
		13	100	nA	+25°C	VDD = 2.15V, $VDDCORE = 10 \mu E$				
		108	250	nA	+60°C	Capacitor				
		428	1000	nA	+85°C		Deep Sleep mode			
	PIC18FXXJ11	3	50	nA	-40°C					
		28	150	nA	+25°C	VDD = 3.3V, VDDCORE = 10 $\mu$ E				
		170	389	nA	+60°C	Capacitor				
		588	2000	nA	+85°C					

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. All features that add delta current are disabled (WDT, etc.). The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD/Vss;

MCLR = VDD; WDT disabled unless otherwise specified.

**3:** Low-Power Timer1 with standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

29.3	DC Characteristics:	PIC18F46J11 Family	y (Industrial)	(Continued)	
------	---------------------	--------------------	----------------	-------------	--

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No. Symbol Characteristic			Min	Мах	Units	Conditions	
	Vol	Output Low Voltage					
D080		I/O Ports:					
		PORTA (Except RA6), PORTD, PORTE	—	0.4	V	Io∟ = 2 mA, VDD = 3.3V, -40°C to +85°C	
		PORTB, PORTC, RA6	—	0.4	V	Io∟ = 8.5 mA, VDD = 3.3V, -40°C to +85°C	
	Vон	Output High Voltage					
D090		I/O Ports:					
		PORTA (Except RA6), PORTD, PORTE	2.4	—	V	IOH = -2, VDD = 3.3V, -40°С to +85°С	
		PORTB, PORTC, RA6	2.4	—	V	IOH = -6 mA, VDD = 3.3V, -40°С to +85°С	
		Capacitive Loading Specs on Output Pins					
D101	Сю	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications	
D102	Св	SCLx, SDAx	—	400	pF	I <sup>2</sup> C <sup>™</sup> Specification	

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: Only available in 44-pin devices.

4: Refer to Table 10-2 for the pins that have corresponding tolerance limits.

NOTES: