#### NXP USA Inc. - MC9S12E256MPVE Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | HCS12  |
| Core Size                  | 16-Bit   |
| Speed                      | 25MHz  |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, SCI, SPI                                    |
| Peripherals                | POR, PWM, WDT  |
| Number of I/O              | 91   |
| Program Memory Size        | 256KB (256K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 16К х 8  |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 2.75V  |
| Data Converters            | A/D 16x10b; D/A 2x8b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 112-LQFP   |
| Supplier Device Package    | 112-LQFP (20x20)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12e256mpve |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Section Number**

Title

## Page

| 10.2 | External Signal Description            | . 307 |
|------|--|-------|
|      | 10.2.1 IIC_SCL — Serial Clock Line Pin | . 307 |
|      | 10.2.2 IIC_SDA — Serial Data Line Pin  | . 307 |
| 10.3 | Memory Map and Register Definition     | . 307 |
|      | 10.3.1 Module Memory Map               | . 307 |
|      | 10.3.2 Register Descriptions           | . 308 |
| 10.4 | Functional Description                 | . 319 |
|      | 10.4.1 I-Bus Protocol                  | . 319 |
|      | 10.4.2 Operation in Run Mode           | . 323 |
|      | 10.4.3 Operation in Wait Mode          | . 323 |
|      | 10.4.4 Operation in Stop Mode          | . 323 |
| 10.5 | Resets                                 | . 323 |
| 10.6 | Interrupts                             | . 323 |
| 10.7 | Initialization/Application Information | . 324 |
|      | 10.7.1 IIC Programming Examples        | . 324 |

# Chapter 11

# Pulse Width Modulator with Fault Protection (PMF15B6C) Module

| 11.1 | Introduction  | 329 |
|------|---|-----|
|      | 11.1.1 Features                                       | 329 |
|      | 11.1.2 Modes of Operation                             | 330 |
|      | 11.1.3 Block Diagrams                                 |     |
| 11.2 | Signal Descriptions                                   |     |
|      | 11.2.1 PWM0–PWM5 Pins                                 |     |
|      | 11.2.2 FAULT0–FAULT3 Pins                             | 332 |
|      | 11.2.3 ISO–IS2 Pins                                   |     |
| 11.3 | Memory Map and Registers                              | 333 |
|      | 11.3.1 Module Memory Map                              | 333 |
|      | 11.3.2 Register Descriptions                          |     |
| 11.4 | Functional Description                                |     |
|      | 11.4.1 Block Diagram                                  | 359 |
|      | 11.4.2 Prescaler                                      |     |
|      | 11.4.3 PWM Generator                                  | 359 |
|      | 11.4.4 Independent or Complementary Channel Operation |     |
|      | 11.4.5 Deadtime Generators                            |     |
|      | 11.4.6 Software Output Control                        |     |
|      | 11.4.7 PWM Generator Loading                          |     |
|      | 11.4.8 Fault Protection                               |     |
| 11.5 | Resets  | 382 |
| 11.6 | Clocks  |     |
| 11.7 | Interrupts  |     |
| 11.8 | Electrical Specifications                             |     |



Chapter 1 MC9S12E256 Device Overview (MC9S12E256DGV1)

## 0x0140 – 0x016F TIM1 (Timer 16 Bit 4 Channels) (Sheet 2 of 4)

| Address  | Name        |          | Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|-------------|----------|--------|-------|-------|-------|-------|-------|-------|-------|
| 0x0144   | TCNT (hi)   | R        | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| 0,0111   |             | W        |        |       |       |       |       |       |       |       |
| 0x0145   | TCNT (lo)   | R        | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
|          |             | W        |        |       |       |       |       |       |       |       |
| 0x0146   | TSCR1       | R<br>W   | TEN    | TSWAI | TSFRZ | TFFCA | 0     | 0     | 0     | 0     |
| 0x0147   | TTOV        | R<br>W   | TOV7   | TOV6  | TOV5  | TOV4  | 0     | 0     | 0     | 0     |
| 0x0148   | TCTL1       | R<br>W   | OM7    | OL7   | OM6   | OL6   | OM5   | OL5   | OM4   | OL4   |
| 0x0149   | Reserved    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 070140   | Reserved    | W        |        |       |       |       |       |       |       |       |
| 0x014A   | TCTL3       | R<br>W   | EDG7B  | EDG7A | EDG6B | EDG6A | EDG5B | EDG5A | EDG4B | EDG4A |
| 020140   | Beconvod    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 00140    | Reserveu    | W        |        |       |       |       |       |       |       |       |
| 0x014C   | TIF         | R        | C7I    | C6I   | C5I   | C4I   | 0     | 0     | 0     | 0     |
| 0.00110  |             | W        |        |       |       | 0.11  |       |       |       |       |
| 0x014D   | TSCR2       | R<br>W   | тоі    | 0     | 0     | 0     | TCRE  | PR2   | PR1   | PR0   |
| 0x014E   | TFLG1       | R<br>W   | C7F    | C6F   | C5F   | C4F   | 0     | 0     | 0     | 0     |
| 0x014F 1 |             | TFLG2 W  |        | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
|          | 14F TFLG2 W |          | TOF    |       | -     | -     | -     | -     | -     | -     |
|          |             | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0x0150   | Reserved    | W        |        |       |       |       |       |       |       |       |
| 0x0151   | Beconvod    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0.0151   | Reserveu    | W        |        |       |       |       |       |       |       |       |
| 0x0152   | Reserved    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0,0102   | 10001100    | W        |        |       |       |       |       |       |       |       |
| 0x0153   | Reserved    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
|          |             | W        |        |       |       |       |       |       |       |       |
| 0x0154   | Reserved    | R        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
|          |             | W        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0x0155   | Reserved    | к<br>\// | U      | 0     | 0     | 0     | 0     | U     | U     | U     |
|          |             | ۷۷<br>R  | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0x0156   | Reserved    | W        | 0      | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
|          |             | * *      |        |       |       |       |       |       |       |       |



## 3.3.1.5 Port AD Pull Device Enable Register (PERAD)

Module Base + 0x0038

|        | 7       | 6       | 5       | 4       | 3       | 2       | 1      | 0      |
|--------|---------|---------|---------|---------|---------|---------|--------|--------|
| R<br>W | PERAD15 | PERAD14 | PERAD13 | PERAD12 | PERAD11 | PERAD10 | PERAD9 | PERAD8 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      |

Module Base + 0x0039

|        | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| R<br>W | PERAD7 | PERAD6 | PERAD5 | PERAD4 | PERAD3 | PERAD2 | PERAD1 | PERAD0 |
| Reset  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Figure 3-6. Port AD Pull Device Enable Register (PERAD)

Read: Anytime. Write: Anytime.

This register configures whether a pull-up or a pull-down device is activated on configured input pins. If a pin is configured as output, the corresponding Pull Device Enable Register bit has no effect.

#### Table 3-5. PERAD Field Descriptions

| Field      | Description                                |
|------------|--|
| 15:0       | Pull Device Enable Port AD                 |
| PERAD[15:0 | 0 Pull-up or pull-down device is disabled. |
| ]          | 1 Pull-up or pull-down device is enabled.  |



Chapter 3 Port Integration Module (PIM9E256V1) Block Description

| Table 3-12 | . PPSM Field | d Descriptions |
|------------|--------------|----------------|
|------------|--------------|----------------|

| Field     | Description   |
|-----------|---|
| 7:3, 1:0  | Pull Select Port M  |
| PPSM[7:3, | 0 A pull-up device is connected to the associated port M pin.   |
| 1:0]      | 1 A pull-down device is connected to the associated port M pin. |

# 3.3.2.7 Port M Wired-OR Mode Register (WOMM)

Module Base + 0x0016



Figure 3-16. Port M Wired-OR Mode Register (WOMM)

Read: Anytime. Write: Anytime.

This register selects whether a port M output is configured as push-pull or wired-or. When a Wired-OR Mode Register bit is set to 1, the corresponding output pin is driven active low only (open drain) and a high level is not driven. A Wired-OR Mode Register bit has no effect if the corresponding pin is configured as an input.

These bits apply also to the SCI2 outputs and allow a multipoint connection of several serial modules.

If the IIC is enabled, the associated pins are always set to wired-or mode, and the state of the WOMM[7:6] bits have no effect. The WOMM[7:6] bits will not change to reflect their wired-or mode configuration when the IIC is enabled.

| Table 3-1 | 3. WOMM | Field | Descriptions |
|-----------|---------|-------|--------------|
|-----------|---------|-------|--------------|

| Field | Description  |
|-------|--|
| 7:4   | Wired-OR Mode Port M   |
|       | <ol> <li>Output buffers operate as open-drain outputs.</li> <li>Output buffers operate as open-drain outputs.</li> </ol> |



Chapter 4 Clocks and Reset Generator (CRGV4) Block Description

| Field      | Description  |
|------------|--|
| 1<br>SCMIF | <ul> <li>Self-Clock Mode Interrupt Flag — SCMIF is set to 1 when SCM status bit changes. This flag can only be cleared by writing a 1. Writing a 0 has no effect. If enabled (SCMIE=1), SCMIF causes an interrupt request.</li> <li>0 No change in SCM bit.</li> <li>1 SCM bit has changed.</li> </ul>                                       |
| 0<br>SCM   | <ul> <li>Self-Clock Mode Status Bit — SCM reflects the current clocking mode. Writes have no effect.</li> <li>MCU is operating normally with OSCCLK available.</li> <li>MCU is operating in self-clock mode with OSCCLK in an unknown state. All clocks are derived from PLLCLK running at its minimum frequency f<sub>SCM</sub>.</li> </ul> |

# 4.3.2.5 CRG Interrupt Enable Register (CRGINT)

This register enables CRG interrupt requests.

Module Base + 0x0004



### Figure 4-8. CRG Interrupt Enable Register (CRGINT)

Read: anytime

Write: anytime

| Field       | Description  |
|-------------|--|
| 7<br>RTIE   | Real-Time Interrupt Enable Bit         0       Interrupt requests from RTI are disabled.         1       Interrupt will be requested whenever RTIF is set. |
| 4<br>LOCKIE | Lock Interrupt Enable Bit         0       LOCK interrupt requests are disabled.         1       Interrupt will be requested whenever LOCKIF is set.        |
| 1<br>SCMIE  | Self-Clock Mode Interrupt Enable Bit         0 SCM interrupt requests are disabled.         1 Interrupt will be requested whenever SCMIF is set.           |



The PLL is a frequency generator that operates in either acquisition mode or tracking mode, depending on the difference between the output frequency and the target frequency. The PLL can change between acquisition and tracking modes either automatically or manually.

The VCO has a minimum operating frequency, which corresponds to the self-clock mode frequency f<sub>SCM</sub>.



Figure 4-16. PLL Functional Diagram

### 4.4.1.1 PLL Operation

The oscillator output clock signal (OSCCLK) is fed through the reference programmable divider and is divided in a range of 1 to 16 (REFDV+1) to output the reference clock. The VCO output clock, (PLLCLK) is fed back through the programmable loop divider and is divided in a range of 2 to 128 in increments of  $[2 \times (SYNR + 1)]$  to output the feedback clock. See Figure 4-16.

The phase detector then compares the feedback clock, with the reference clock. Correction pulses are generated based on the phase difference between the two signals. The loop filter then slightly alters the DC voltage on the external filter capacitor connected to XFC pin, based on the width and direction of the correction pulse. The filter can make fast or slow corrections depending on its mode, as described in the next subsection. The values of the external filter network and the reference frequency determine the speed of the corrections and the stability of the PLL.

### 4.4.1.2 Acquisition and Tracking Modes

The lock detector compares the frequencies of the feedback clock, and the reference clock. Therefore, the speed of the lock detector is directly proportional to the final reference frequency. The circuit determines the mode of the PLL and the lock condition based on this comparison.



# 6.3.2 Register Descriptions

This section describes in address order all the ATD10B16C registers and their individual bits.

| Register<br>Name        |         | Bit 7                       | 6     | 5      | 4        | 3          | 2            | 1        | Bit 0    |
|-------------------------|---------|-----------------------------|-------|--------|----------|------------|--------------|----------|----------|
| 0x0000                  | R       | 0                           | 0     | 0      | 0        | WRAP3      | WRAP2        | WRAP1    | WRAP0    |
| AIDCILU                 | W       |                             |       |        |          |            |              |          |          |
| 0x0001                  | R       |                             | 0     | 0      | 0        |            |              |          |          |
| ATDCTL1                 | w       | ETRIGSEL                    |       |        |          | E I RIGCH3 | ETRIGCH2     | ETRIGCH1 | ETRIGCH0 |
| 0x0002                  | R       |                             |       | 010/01 |          | ETRICO     | ETRICE       | ASCIE    | ASCIF    |
| ATDCTL2                 | w       | ADPU                        | AFFC  | AVVAI  | ETRIGLE  | EIRIGP     | ETRIGE       | ASCIE    |          |
| 0x0003                  | R       | 0                           | S8C   | S4C    | S2C      | S1C        | FIFO         | FR71     | FR70     |
| AIDCIL3                 | W       |                             | 000   | 040    | 020      | 010        | 10           | 11121    | 1120     |
| 0x0004                  | R       | SRES8                       | SMP1  | SMP0   | PRS4     | PRS3       | PRS2         | PRS1     | PRS0     |
| AIDCIL4                 | W       |                             |       |        |          |            |              |          |          |
| 0x0005<br>ATDCTL5       | R       | DJM                         | DSGN  | SCAN   | MULT     | CD         | СС           | СВ       | CA       |
|                         | vv      |                             |       |        |          |            |              |          |          |
| 0x0006<br>ATDSTAT0      | R       | SCF                         | 0     | ETORF  | FIFOR    | CC3        | CC2          | CC1      | CC0      |
|                         | -       |                             |       |        |          |            |              |          |          |
| 0x0007<br>Unimplemented | R<br>W  |                             |       |        |          |            |              |          |          |
| 0,0008                  | ן<br> ם |                             |       |        | Linimple | montod     |              |          |          |
| ATDTEST0                | к<br>W  |                             |       |        | Unimple  |            |              |          |          |
| 0x0009                  | R<br>R  |                             |       |        |          | 2d         |              |          |          |
| ATDTEST1                | w       |                             |       |        |          |            |              |          | SC       |
| 0x000A                  | R       | CCF15                       | CCF14 | CCF13  | CCF12    | CCF11      | CCF10        | CCF9     | CCF8     |
| ATDSTAT2                | w       |                             |       |        |          |            |              |          |          |
| 0x000B                  | R       | CCF7                        | CCF6  | CCF5   | CCF4     | CCF3       | CCF2         | CCF1     | CCF0     |
| ATDSTAT1                | w       |                             |       |        |          |            |              |          |          |
| 0x000C                  | R       | IEN15                       |       | IEN13  | IENI12   | IENI11     | IEN10        | IENIQ    | IENR     |
| AI DDIEN0               | w       |                             |       |        |          |            |              |          | ILINO    |
|                         | [       | = Unimplemented or Reserved |       |        |          |            | u = Unaffect | ed       |          |



MC9S12E256 Data Sheet, Rev. 1.10



Chapter 6 Analog-to-Digital Converter (ATD10B16CV4) Block Description

## 6.5.1.5 Step 5

Configure starting channel, single/multiple channel, continuous or single sequence and result data format in ATDCTL5. Writing ATDCTL5 will start the conversion, so make sure your write ATDCTL5 in the last step.

Example: Leave CD, CC,CB,CA clear to start on channel AN0. Write MULT=1 to convert channel AN0 to AN3 in a sequence (4 conversion per sequence selected in ATDCTL3).

# 6.5.2 Aborting an A/D conversion

## 6.5.2.1 Step 1

Write to ATDCTL4. This will abort any ongoing conversion sequence.

(Do not use write to other ATDCTL registers to abort, as this under certain circumstances might not work correctly.)

## 6.5.2.2 Step 2

Disable the ATD Interrupt by writing ASCIE=0 in ATDCTL2.

It is important to clear the interrupt enable at this point, prior to step 3, as depending on the device clock gating it may not always be possible to clear it or the SCF flag once the module is disabled (ADPU=0).

## 6.5.2.3 Step 3

Clear the SCF flag by writing a 1 in ATDSTAT0.

(Remaining flags will be cleared with the next start of a conversions, but SCF flag should be cleared to avoid SCF interrupt.)

## 6.5.2.4 Step 4

Power down ATD by writing ADPU=0 in ATDCTL2.

## 6.6 Resets

At reset the ATD10B16C is in a power down state. The reset state of each individual bit is listed within Section 6.3, "Memory Map and Register Definition," which details the registers and their bit fields.



# 8.4.2.1 SCI Baud Rate Registers (SCIBDH and SCIBDL)

Module Base + 0x0000



Figure 8-3. SCI Baud Rate Register High (SCIBDH)

#### Table 8-2. SCIBDH Field Descriptions

| Field            | Description   |
|------------------|---|
| 7<br>IREN        | <ul> <li>Infrared Enable Bit — This bit enables/disables the infrared modulation/demodulation submodule.</li> <li>0 IR disabled</li> <li>1 IR enabled</li> </ul>  |
| 6:5<br>TNP[1:0]  | <b>Transmitter Narrow Pulse Bits</b> — These bits determine if the SCI will transmit a 1/16, 3/16, 1/32, or 1/4 narrow pulse. Refer to Table 8-4.   |
| 4:0<br>SBR[11:8] | <b>SCI Baud Rate Bits</b> — The baud rate for the SCI is determined by the bits in this register. The baud rate is calculated two different ways depending on the state of the IREN bit.                    |
|                  | The formulas for calculating the baud rate are:<br>When IREN = 0 then,<br>SCI baud rate = SCI module clock / (16 x SBR[12:0])<br>When IREN = 1 then,<br>SCI baud rate = SCI module clock / (32 x SBR[12:1]) |

Module Base + 0x0001

| _      | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------|------|------|------|------|------|------|------|------|
| R<br>W | SBR7 | SBR6 | SBR5 | SBR4 | SBR3 | SBR2 | SBR1 | SBR0 |
| Reset  | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    |

Figure 8-4. SCI Baud Rate Register Low (SCIBDL)

#### Table 8-3. SCIBDL Field Descriptions

| Field           | Description   |
|-----------------|---|
| 7:0<br>SBR[7:0] | <b>SCI Baud Rate Bits</b> — The baud rate for the SCI is determined by the bits in this register. The baud rate is calculated two different ways depending on the state of the IREN bit.                    |
|                 | The formulas for calculating the baud rate are:<br>When IREN = 0 then,<br>SCI baud rate = SCI module clock / (16 x SBR[12:0])<br>When IREN = 1 then,<br>SCI baud rate = SCI module clock / (32 x SBR[12:1]) |

Read: anytime

MC9S12E256 Data Sheet, Rev. 1.10



Chapter 8 Serial Communication Interface (SCIV4) Block Description



Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6C) Module

# 11.3.2.11 PMF Output Control Bit Register (PMFOUTB)

Address: \$000D



Figure 11-17. PMF Output Control Bit Register (PMFOUTB)

Read and write anytime.

#### Table 11-14. PMFOUTB Field Descriptions

| Field    | Description  |
|----------|--|
| 5–0      | OUT Bits — When the corresponding OUTCTL bit is set, these bits control the PWM pins, illustrated in Table 11- |
| OUT[5:0] | 15.  |

| OUTx Bit | Complementary<br>Channel Operation                     | Independent<br>Channel Operation           |
|----------|--|--|
| OUT0     | 1 — PWM0 is active<br>0 — PWM0 is inactive             | 1 — PWM0 is active<br>0 — PWM0 is inactive |
| OUT1     | 1 — PWM1 is complement of PWM0<br>0 — PWM1 is inactive | 1 — PWM1 is active<br>0 — PWM1 is inactive |
| OUT2     | 1 — PWM2 is active<br>0 — PWM2 is inactive             | 1 — PWM2 is active<br>0 — PWM2 is inactive |
| OUT3     | 1 — PWM3 is complement of PWM2<br>0 — PWM3 is inactive | 1 — PWM3 is active<br>0 — PWM3 is inactive |
| OUT4     | 1 — PWM4 is active<br>0 — PWM4 is inactive             | 1 — PWM4 is active<br>0 — PWM4 is inactive |
| OUT5     | 1 — PWM5 is complement of PWM4<br>0 — PWM5 is inactive | 1 — PWM5 is active<br>0 — PWM5 is inactive |

#### Table 11-15. Software Output Control

## 11.3.2.12 PMF Deadtime Sample Register (PMFDTMS)





#### Figure 11-18. PMF Deadtime Sample Register (PMFDTMS)

Read anytime and writes have no effect.

MC9S12E256 Data Sheet, Rev. 1.10

I



Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6C) Module

# 11.3.2.32 PMF Counter C Register (PMFCNTC)



Read anytime and writes have no effect.

This register displays the state of the 15-bit PWM C counter.

# 11.3.2.33 PMF Counter Modulo C Register (PMFMODC)



Figure 11-39. PMF Counter Modulo C Register (PMFMODC)

Read anytime and write only if MTG is set.

The 15-bit unsigned value written to this register is the PWM period in PWM clock periods. Do not write a modulus value of zero.

### NOTE

The PWM counter modulo register is buffered. The value written does not take effect until the LDOKC bit is set and the next PWM load cycle begins. Reading PMFMODC reads the value in the buffer. It is not necessarily the value the PWM generator A is currently using.

# 11.3.2.34 PMF Deadtime C Register (PMFDTMC)



Figure 11-40. PMF Deadtime C Register (PMFDTMC)

Read anytime and write only if MTG is set. This register cannot be modified after the WP bit is set.

MC9S12E256 Data Sheet, Rev. 1.10



Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6C) Module





#### NOTE

Values latched on the  $\overline{ISx}$  pins are buffered so only one PWM register is used per PWM cycle. If a current status changes during a PWM period, the new value does not take effect until the next PWM period.

When initially enabled by setting the PWMEN bit, no current status has previously been sampled. PWM value registers one, three, and five initially control the three PWM pairs when configured for current status correction.



Figure 11-59. Correction with Positive Current

MC9S12E256 Data Sheet, Rev. 1.10



Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6C) Module

| Address<br>Offset | Register   | Access |
|-------------------|--|--------|
| 0x0000            | PWM Enable Register (PWME)                           | R/W    |
| 0x0001            | PWM Polarity Register (PWMPOL)                       | R/W    |
| 0x0002            | PWM Clock Select Register (PWMCLK)                   | R/W    |
| 0x0003            | PWM Prescale Clock Select Register (PWMPRCLK)        | R/W    |
| 0x0004            | PWM Center Align Enable Register (PWMCAE)            | R/W    |
| 0x0005            | PWM Control Register (PWMCTL)                        | R/W    |
| 0x0006            | PWM Test Register (PWMTST) <sup>1</sup>              | R/W    |
| 0x0007            | PWM Prescale Counter Register (PWMPRSC) <sup>2</sup> | R/W    |
| 0x0008            | PWM Scale A Register (PWMSCLA)                       | R/W    |
| 0x0009            | PWM Scale B Register (PWMSCLB)                       | R/W    |
| 0x000A            | PWM Scale A Counter Register (PWMSCNTA) <sup>3</sup> | R/W    |
| 0x000B            | PWM Scale B Counter Register (PWMSCNTB) <sup>4</sup> | R/W    |
| 0x000C            | PWM Channel 0 Counter Register (PWMCNT0)             | R/W    |
| 0x000D            | PWM Channel 1 Counter Register (PWMCNT1)             | R/W    |
| 0x000E            | PWM Channel 2 Counter Register (PWMCNT2)             | R/W    |
| 0x000F            | PWM Channel 3 Counter Register (PWMCNT3)             | R/W    |
| 0x0010            | PWM Channel 4 Counter Register (PWMCNT4)             | R/W    |
| 0x0011            | PWM Channel 5 Counter Register (PWMCNT5)             | R/W    |
| 0x0012            | PWM Channel 0 Period Register (PWMPER0)              | R/W    |
| 0x0013            | PWM Channel 1 Period Register (PWMPER1)              | R/W    |
| 0x0014            | PWM Channel 2 Period Register (PWMPER2)              | R/W    |
| 0x0015            | PWM Channel 3 Period Register (PWMPER3)              | R/W    |
| 0x0016            | PWM Channel 4 Period Register (PWMPER4)              | R/W    |
| 0x0017            | PWM Channel 5 Period Register (PWMPER5)              | R/W    |
| 0x0018            | PWM Channel 0 Duty Register (PWMDTY0)                | R/W    |
| 0x0019            | PWM Channel 1 Duty Register (PWMDTY1)                | R/W    |
| 0x001A            | PWM Channel 2 Duty Register (PWMDTY2)                | R/W    |
| 0x001B            | PWM Channel 3 Duty Register (PWMDTY3)                | R/W    |
| 0x001C            | PWM Channel 4 Duty Register (PWMDTY4)                | R/W    |
| 0x001D            | PWM Channel 5 Duty Register (PWMDTY5)                | R/W    |
| 0x001E            | PWM Shutdown Register (PWMSDN)                       | R/W    |

#### Table 12-1. PWM8B6CV1 Memory Map

<sup>1</sup> PWMTST is intended for factory test purposes only.

<sup>2</sup> PWMPRSC is intended for factory test purposes only.

<sup>3</sup> PWMSCNTA is intended for factory test purposes only.

<sup>4</sup> PWMSCNTB is intended for factory test purposes only.



#### Chapter 12 Pulse-Width Modulator (PWM8B6CV1) Block Description

| Register<br>Name  |        | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
|-------------------|--------|-------|-------|---------------|--------|---|--------|---------|---------|
| 0x000F            | R      | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| PWMCNT3           | W      | 0     | 0     | 0             | 0      | 0 | 0      | 0       | 0       |
| 0x0010            | R      | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| PWMCNT4           | W      | 0     | 0     | 0             | 0      | 0 | 0      | 0       | 0       |
| 0x0011            | R      | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| PWMCNT5           | W      | 0     | 0     | 0             | 0      | 0 | 0      | 0       | 0       |
| 0x0012<br>PWMPER0 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0013<br>PWMPER1 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0014<br>PWMPER2 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0015<br>PWMPER3 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0016<br>PWMPER4 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0017<br>PWMPER5 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0018<br>PWMDTY0 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x0019<br>PWMPER1 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x001A<br>PWMPER2 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x001B<br>PWMPER3 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x001C<br>PWMPER4 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x001D<br>PWMPER5 | R<br>W | Bit 7 | 6     | 5             | 4      | 3 | 2      | 1       | Bit 0   |
| 0x001E<br>PWMSDB  | R<br>W | PWMIF | PWMIE | 0<br>PWMRSTRT | PWMLVL | 0 | PWM5IN | PWM5INL | PWM5ENA |
|                   | r      |       |       |               |        |   |        |         |         |

= Unimplemented or Reserved

MC9S12E256 Data Sheet, Rev. 1.10



Chapter 13 Timer (S12TIM16B4CV1) Block Description

# 13.3.3.12 Main Timer Interrupt Flag 1 (TFLG1)

Module Base + 0x000E



#### Figure 13-14. Main Timer Interrupt Flag 1 (TFLG1)

### Read anytime.

| Table 13- | 15. TFLG1 | Field | Descriptions |
|-----------|-----------|-------|--------------|
|           |           |       |              |

| Field          | Description  |
|----------------|--|
| 7–4<br>C[7:4]F | <ul> <li>Input Capture/Output Compare Channel Flag — These flags are set when an input capture or output compare event occurs. Flag set on a particular channel is cleared by writing a one to that corresponding CnF bit. Writing a zero to CnF bit has no effect on its status. When TFFCA bit in TSCR register is set, a read from an input capture or a write into an output compare channel will cause the corresponding channel flag CnF to be cleared.</li> <li>0 No event (Input Capture or Output Compare event) occurred.</li> <li>1 Input Capture or Output Compare event occurred</li> </ul> |

# 13.3.3.13 Main Timer Interrupt Flag 2 (TFLG2)

Module Base + 0x000F



Figure 13-15. Main Timer Interrupt Flag 2 (TFLG2)

Read anytime.

### Table 13-16. TFLG2 Field Descriptions

| Field | Description   |
|-------|---|
| 7     | <b>Timer Overflow Flag</b> — The TFLG2 register indicates when an interrupt has occurred. Writing a one to the TOF  |
| TOF   | <ul> <li>bit will clear it. Any access to TCNT will clear TOF bit of TFLG2 register if the TFFCA bit in TSCR register is set.</li> <li>0 Flag indicates an Interrupt has not occurred.</li> <li>1 Flag indicates that an Interrupt has occurred (Set when 16-bit free-running timer counter overflows from</li> </ul> |



#### Chapter 15 Background Debug Module (BDMV4) Block Description

- Nine hardware commands using free cycles, if available, for minimal CPU intervention
- Hardware commands not requiring active BDM
- 15 firmware commands execute from the standard BDM firmware lookup table
- Instruction tagging capability
- Software control of BDM operation during wait mode
- Software selectable clocks
- When secured, hardware commands are allowed to access the register space in special single-chip mode, if the FLASH and EEPROM erase tests fail.

## 15.1.2 Modes of Operation

BDM is available in all operating modes but must be enabled before firmware commands are executed. Some system peripherals may have a control bit which allows suspending the peripheral function during background debug mode.

## 15.1.2.1 Regular Run Modes

All of these operations refer to the part in run mode. The BDM does not provide controls to conserve power during run mode.

• Normal operation

General operation of the BDM is available and operates the same in all normal modes.

• Special single-chip mode

In special single-chip mode, background operation is enabled and active out of reset. This allows programming a system with blank memory.

• Special peripheral mode

BDM is enabled and active immediately out of reset. BDM can be disabled by clearing the BDMACT bit in the BDM status (BDMSTS) register. The BDM serial system should not be used in special peripheral mode.

• Emulation modes

General operation of the BDM is available and operates the same as in normal modes.

## 15.1.2.2 Secure Mode Operation

If the part is in secure mode, the operation of the BDM is reduced to a small subset of its regular run mode operation. Secure operation prevents access to FLASH or EEPROM other than allowing erasure.

# 15.2 External Signal Description

A single-wire interface pin is used to communicate with the BDM system. Two additional pins are used for instruction tagging. These pins are part of the multiplexed external bus interface (MEBI) sub-block and all interfacing between the MEBI and BDM is done within the core interface boundary. Functional descriptions of the pins are provided below for completeness.



least six addresses higher than address A (or B is lower than A) and there are not changes of flow to put these in the queue at the same time, then this operation should trigger properly.

### 16.4.2.5.4 Event-Only B (Store Data)

In the event-only B trigger mode, if the match condition for B is met, the B flag in DBGSC is set and a trigger occurs. The event-only B trigger mode is considered a begin-trigger type and the BEGIN bit in DBGC1 is ignored. Event-only B is incompatible with instruction tagging (TRGSEL = 1), and thus the value of TRGSEL is ignored. Please refer to Section 16.4.2.7, "Storage Memory," for more information.

This trigger mode is incompatible with the detail capture mode so the detail capture mode will have priority. TRGSEL and BEGIN will not be ignored and this trigger mode will behave as if it were "B only".

### 16.4.2.5.5 A then Event-Only B (Store Data)

In the A then event-only B trigger mode, the match condition for A must be met before the match condition for B is compared, after the A match has occurred, a trigger occurs each time B matches. When the match condition for A or B is met, the corresponding flag in DBGSC is set. The A then event-only B trigger mode is considered a begin-trigger type and BEGIN in DBGC1 is ignored. TRGSEL in DBGC1 applies only to the match condition for A. Please refer to Section 16.4.2.7, "Storage Memory," for more information.

This trigger mode is incompatible with the detail capture mode so the detail capture mode will have priority. TRGSEL and BEGIN will not be ignored and this trigger mode will be the same as A then B.

### 16.4.2.5.6 A and B (Full Mode)

In the A and B trigger mode, comparator A compares to the address bus and comparator B compares to the data bus. In the A and B trigger mode, if the match condition for A and B happen on the same bus cycle, both the A and B flags in the DBGSC register are set and a trigger occurs.

If TRGSEL = 1, only matches from comparator A are used to determine if the trigger condition is met and comparator B matches are ignored. If TRGSEL = 0, full-word data matches on an odd address boundary (misaligned access) do not work unless the access is to a RAM that manages misaligned accesses in a single clock cycle (which is typical of RAM modules used in HCS12 MCUs).

### 16.4.2.5.7 A and Not B (Full Mode)

In the A and not B trigger mode, comparator A compares to the address bus and comparator B compares to the data bus. In the A and not B trigger mode, if the match condition for A and not B happen on the same bus cycle, both the A and B flags in DBGSC are set and a trigger occurs.

If TRGSEL = 1, only matches from comparator A are used to determine if the trigger condition is met and comparator B matches are ignored. As described in Section 16.4.2.5.6, "A and B (Full Mode)," full-word data compares on misaligned accesses will not match expected data (and thus will cause a trigger in this mode) unless the access is to a RAM that manages misaligned accesses in a single clock cycle.



#### Table 18-6. PEAR Field Descriptions

| Field       | Description  |
|-------------|--|
| 7<br>NOACCE | <ul> <li>CPU No Access Output Enable</li> <li>Normal: write once</li> <li>Emulation: write never</li> <li>Special: write anytime</li> <li>1 The associated pin (port E, bit 7) is general-purpose I/O.</li> <li>0 The associated pin (port E, bit 7) is output and indicates whether the cycle is a CPU free cycle.</li> <li>This bit has no effect in single-chip or special peripheral modes.</li> </ul>   |
| 5<br>PIPOE  | <ul> <li>Pipe Status Signal Output Enable</li> <li>Normal: write once</li> <li>Emulation: write never</li> <li>Special: write anytime.</li> <li>0 The associated pins (port E, bits 6:5) are general-purpose I/O.</li> <li>1 The associated pins (port E, bits 6:5) are outputs and indicate the state of the instruction queue</li> <li>This bit has no effect in single-chip or special peripheral modes.</li> </ul>   |
| 4<br>NECLK  | No External E Clock<br>Normal and special: write anytime<br>Emulation: write never<br>0 The associated pin (port E, bit 4) is the external E clock pin. External E clock is free-running if ESTR = 0<br>1 The associated pin (port E, bit 4) is a general-purpose I/O pin.<br>External E clock is available as an output in all modes.   |
| 3<br>LSTRE  | <ul> <li>Low Strobe (LSTRB) Enable Normal: write once Emulation: write never Special: write anytime.</li> <li>0 The associated pin (port E, bit 3) is a general-purpose I/O pin.</li> <li>1 The associated pin (port E, bit 3) is configured as the LSTRB bus control output. If BDM tagging is enabled, TAGLO is multiplexed in on the rising edge of ECLK and LSTRB is driven out on the falling edge of ECLK. This bit has no effect in single-chip, peripheral, or normal expanded narrow modes.</li> <li>Note: LSTRB is used during external writes. After reset in normal expanded mode, LSTRB is disabled to provide an extra I/O pin. If LSTRB is needed, it should be enabled before any external writes. External reads do not normally need LSTRB because all 16 data bits can be driven even if the system only needs 8 bits of data.</li> </ul> |
| 2<br>RDWE   | Read/Write Enable         Normal: write once         Emulation: write never         Special: write anytime         0 The associated pin (port E, bit 2) is a general-purpose I/O pin.         1 The associated pin (port E, bit 2) is configured as the R/W pin         This bit has no effect in single-chip or special peripheral modes.         Note: R/W is used for external writes. After reset in normal expanded mode, R/W is disabled to provide an extra I/O pin. If R/W is needed it should be enabled before any external writes.  |