



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	111
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	11K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-BQFP
Supplier Device Package	P-MQFP-144-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c167csl16m3vcafxuma2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C167CS-3V

Revision History: 2001-10

Previous Version:

Page	Subjects (major changes)

Controller Area Network (CAN): License of Robert Bosch GmbH

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





16-Bit Single-Chip Microcontroller C166 Family

C167CS-3V

C167CS-3V

- High Performance 16-bit CPU with 4-Stage Pipeline
 - 125 ns Instruction Cycle Time at 16 MHz CPU Clock
 - 625 ns Multiplication (16×16 bit), 1250 ns Division (32/16 bit)
 - Enhanced Boolean Bit Manipulation Facilities
 - Additional Instructions to Support HLL and Operating Systems
 - Register-Based Design with Multiple Variable Register Banks
 - Single-Cycle Context Switching Support
 - 16 MBytes Total Linear Address Space for Code and Data
 - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 62 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
- On-Chip Memory Modules
 - 3 KBytes On-Chip Internal RAM (IRAM)
 - 8 KBytes On-Chip Extension RAM (XRAM)
- On-Chip Peripheral Modules
 - 24-Channel 10-bit A/D Converter with Programmable Conversion Time down to 7.8 μs
 - Two 16-Channel Capture/Compare Units
 - 4-Channel PWM Unit
 - Two Multi-Functional General Purpose Timer Units with 5 Timers
 - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
 - Two On-Chip CAN Interfaces (Rev. 2.0B active) with 2 × 15 Message Objects (Full CAN/Basic CAN), can work on one bus with 30 objects
 - On-Chip Real Time Clock
- Up to 16 MBytes External Address Space for Code and Data
 - Programmable External Bus Characteristics for Different Address Ranges
 - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
 - Five Programmable Chip-Select Signals
 - Hold- and Hold-Acknowledge Bus Arbitration Support
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 111 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis



- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 144-Pin MQFP Package

This document describes several derivatives of the C167 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Table 1 C167CS-3V Derivative Synopsis

Derivative ¹⁾	Program Memory	Operating Frequency
SAB-C167CS-L16M3V		16 MHz
SAF-C167CS-L16M3V		16 MHz

¹⁾ This Data Sheet is valid for devices starting with and including design step BA.

For simplicity all versions are referred to by the term C167CS-3V throughout this document.

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C167CS-3V please refer to the **"Product Catalog Microcontrollers"**, which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.



	V V V V V V V V NMM STOUT RSTIN V V V V V V V V V V V V V P114.5/A15/CC26IO P114.5/A13/CC26IO P114.3/A11 P114.3/A11 P114.3/A11 P114.3/A12 P114.3/A13 P114.3/A13 P114.3/A13 P116.646/N13 P116.646/N13 P116.3/A3/N19 P116.3/A3/N19 P116.3/A3/N19 P116.3/A3/N19 P116.3/A3/N19 P116.3/A3/N19 P014.3/A113 P014.3/A113 P014.3/A113 P014.3/A113 P014.3/A011 P014.3/A011 P014.3/A011 P014.3/A011 P014.3/A011	# کم ۱
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
P7.0/POUT3 19 P7.1/POUT1 20 P7.2/POUT2 21 P7.3/POUT3 22 P7.4/CC28I0 23 P7.5/CC29I0 24 P7.6/CC30I0 25 P7.7/CC31I0 26 P5.0/AN1 28 P5.2/AN2 29 P5.3/AN3 30 P5.4/AN4 31 P5.5/AN5 32 P5.6/AN6 33 P5.7/AN7 34 P5.8/AN8 35 P5.9/AN9 36		90 \Box P4.5/A21/* 89 \Box P4.4/A20/* 88 \Box P4.3/A19 87 \Box P4.2/A18 86 \Box P4.1/A17 85 \Box P4.0/A16 84 \Box N.C. 83 \Box V _{SS} 82 \Box V 81 \Box P3 ^D 15/CLKOUT/ 80 \Box P3.13/SCLK 79 \Box P3.11/BHE/WRH 78 \Box P3.11/RXD0 77 \Box P3.10/TXD0 76 \Box P3.9/MTSR 75 \Box P3.8/MRST 74 \Box P3.7/T2IN 73 \Box P3.6/T3IN
	Varef P5.10/AN107/FEUD P5.11/AN11/T5EUD P5.11/AN11/T5EUD P5.13/AN1375N P5.13/AN15/T2EUD P5.14/AN14/T4EUD P5.15/AN15/T2EUD P5.14/AN14/T4EUD P5.14/AN14/T4EUD P5.15/AN15/T2EUD P2.0/CC010 P2.0/CC10 P2	<u>к</u> ⁸ ⁸ МСР04431

Figure 2

*) The marked pins of Port 4 and Port 8 can have CAN interface lines assigned to them. Table 2 on the pages below lists the possible assignments.

C167CS-L16M3V

Low Power



Symbol	Pin Num.	Input Outp.	Function			
P3		IO	Port 3 is a 15-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 3 outputs can be configured as push/ pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special).			
P3 0	65	1		CAPCOM1 Timer TO Count Input		
P3 1	66	0	TEOUT	GPT2 Timer T6 Toggle Latch Output		
P3.2	67	I	CAPIN	GPT2 Register CAPREL Capture Input		
P3.3	68	0	T3OUT	GPT1 Timer T3 Toggle Latch Output		
P3.4	69	1	T3EUD	GPT1 Timer T3 External Up/Down Control Input		
P3.5	70	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Inp		
P3.6	73	1	T3IN	GPT1 Timer T3 Count/Gate Input		
P3.7	74	1	T2IN GPT1 Timer T2 Count/Gate/Reload/Capture Inp			
P3.8	75	I/O	MRST SSC Master-Receive/Slave-Transmit Inp./Outp.			
P3.9	76	I/O	MTSR SSC Master-Transmit/Slave-Receive Outp./Inp.			
P3.10	77	0	T×D0	ASC0 Clock/Data Output (Async./Sync.)		
P3.11	78	I/O	R×D0	ASC0 Data Input (Async.) or Inp./Outp. (Sync.)		
P3.12	79	0	BHE	External Memory High Byte Enable Signal,		
		0	WRH	External Memory High Byte Write Strobe		
P3.13	80	I/O	SCLK	SSC Master Clock Output / Slave Clock Input.		
P3.15	81	0	CLKOUT	System Clock Output (= CPU Clock)		
		0	FOUT	Programmable Frequency Output		
NC	84	-	This pin is No connect	not connected in the C167CS-3V. tion to the PCB is required.		

Table 2 Pin Definitions and Functions (cont'd)



SymbolPin Num.Input Outp.FunctionPORT1 P1L.0-7IOPORT1 consists of the two 8-bit bidirectional I/O ports and P1H. It is bit-wise programmable for input or output direction bits. For a pin configured as input, the output is put into high-impedance state. PORT1 is used as th bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IP1L.1119IAN16Analog Input Channel 16P1L.2120IAN18Analog Input Channel 18P1L.2121IP1L.3121	Fable 2Pin Definitions and Functions (cont'd)					
PORT1 P1L.0-7IOPORT1 consists of the two 8-bit bidirectional I/O ports and P1H. It is bit-wise programmable for input or output direction bits. For a pin configured as input, the output is put into high-impedance state. PORT1 is used as th bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IP1L.1119IAN16Analog Input Channel 16P1L.2120IAN18Analog Input Channel 18P1L 2121IP1L 2121I						
P1L.0-7118- 125and P1H. It is bit-wise programmable for input or output direction bits. For a pin configured as input, the output is put into high-impedance state. PORT1 is used as th bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode.P1L.0118IP1L.1119IP1L.2120IP1L.2121IP1L.3121I	P1L					
125direction bits. For a pin configured as input, the output is put into high-impedance state. PORT1 is used as th bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IP1L.1119IP1L.2120IP1L.2120IP1L.3121IP1L.4121I	and P1H. It is bit-wise programmable for input or output via					
P1H.0-7128- 135is put into high-impedance state. PORT1 is used as th bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IAN16Analog Input Channel 16P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L 2121IAN19Analog Input Channel 10	direction bits. For a pin configured as input, the output driver					
135bit address bus (A) in demultiplexed bus modes and a after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IP1L.1119IAN16Analog Input Channel 16P1L.2120IAN18Analog Input Channel 18P1L.2121I	e 16-					
after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate funcP1L.0118IAN16Analog Input Channel 16P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L.3121IAN10Analog Input Channel 10	lso					
P1L.0118IAN16Analog Input Channel 16P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L.3121IAN19Analog Input Channel 18						
P1L.0118IAN16Analog Input Channel 16P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L.3121IAN19Analog Input Channel 18						
P1L.0118IAN16Analog Input Channel 16P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L.3121IAN10Analog Input Channel 10	ctions:					
P1L.1119IAN17Analog Input Channel 17P1L.2120IAN18Analog Input Channel 18P1L.3121IAN10Analog Input Channel 10						
P1L.2 120 I AN18 Analog Input Channel 18 P1L 2 121 I AN10 Analog Input Channel 10						
D1 2 121 I ANIA Analog Input Channel 10						
P1L.4 122 I AN20 Analog Input Channel 20						
P1L.5 123 I AN21 Analog Input Channel 21						
P1L.6 124 I AN22 Analog Input Channel 22						
P1L.7 125 I AN23 Analog Input Channel 23						
P1H.4 132 I/O CC24IO CAPCOM2: CC24 Capture Inp./Compare	Outp.					
P1H.5 133 I/O CC25IO CAPCOM2: CC25 Capture Inp./Compare	Outp.					
P1H.6 134 I/O CC26IO CAPCOM2: CC26 Capture Inp./Compare	Outp.					
P1H.7 135 I/O CC27IO CAPCOM2: CC27 Capture Inp./Compare	Outp.					
XTAL2 137 O XTAL2: Output of the oscillator amplifier circuit.						
XTAL1 138 I XTAL1: Input to the oscillator amplifier and input to)					
the internal clock generator						
To clock the device from an external source, drive XT/	4L1,					
while leaving XTAL2 unconnected. Minimum and max	imum					
high/low and rise/fall times specified in the AC						
Characteristics must be observed.						





I able Z	2 Fill Definitions and Functions (cont d)					
Symbol	Pin Num.	Input Outp.	Function			
V _{DD}	17, 46, 56, 72, 82, 93, 109, 126, 136, 144	-	Digital Supply Voltage: +3.3 V during normal operation and idle mode. ≥2.5 V during power down mode.			
V _{SS}	18, 45, 55, 71, 83, 94, 110, 127, 139, 143	-	Digital Ground.			

Table 2Pin Definitions and Functions (cont'd)

¹⁾ The CAN interface lines are assigned to ports P4 and P8 under software control. Within the CAN module several assignments can be selected.

Note: The following behaviour differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated like on a hardware reset. Especially the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



Functional Description

The architecture of the C167CS-3V combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C167CS-3V.

Note: All time specifications refer to a CPU clock of 16 MHz (see definition in the AC Characteristics section).



Figure 3 Block Diagram

The program memory, the internal RAM (IRAM) and the set of generic peripherals are connected to the CPU via separate buses. A fourth bus, the XBUS, connects external resources as well as additional on-chip resoures, the X-Peripherals (see Figure 3).

The XBUS resources (XRAM, CAN) of the C167CS-3V can be individually enabled or disabled during initialization. Register XPERCON selects the required modules which are then enabled by setting the general X-Peripheral enable bit XPEN (SYSCON.2). Modules that are disabled consume neither address space nor port pins.

Note: The default value of register XPERCON after reset selects 2 KByte XRAM and module CAN1, so the default XBUS resources are compatible with the C167CR.





Table 7 C167CS-3V Registers, Ordered by Name (cont'd)

Name Physical Address		8-Bit Addr.	8-Bit Description Addr.			
CC17		FE62 _H		31 _H	CAPCOM Register 17	0000 _H
CC17IC	b	F162 _H	Ε	B1 _H	CAPCOM Reg.17 Interrupt Ctrl. Reg.	0000 _H
CC18		FE64 _H		32 _H	CAPCOM Register 18	0000 _H
CC18IC	b	F164 _H	Ε	B2 _H	CAPCOM Reg. 18 Interrupt Ctrl. Reg.	0000 _H
CC19		FE66 _H		33 _H	CAPCOM Register 19	0000 _H
CC19IC k	b	F166 _H	Ε	B3 _H	CAPCOM Reg. 19 Interrupt Ctrl. Reg.	0000 _H
CC1IC k	b	FF7A _H		BD _H	CAPCOM Reg.1 Interrupt Ctrl. Reg.	0000 _H
CC2		FE84 _H		42 _H	CAPCOM Register 2	0000 _H
CC20		FE68 _H		34 _H	CAPCOM Register 20	0000 _H
CC20IC k	b	F168 _H	Ε	B4 _H	CAPCOM Reg. 20 Interrupt Ctrl. Reg.	0000 _H
CC21		FE6A _H		35 _H	CAPCOM Register 21	0000 _H
CC21IC	b	F16A _H	Ε	B5 _H	CAPCOM Reg. 21 Interrupt Ctrl. Reg.	0000 _H
CC22		$FE6C_{H}$		36 _H	CAPCOM Register 22	0000 _H
CC22IC	b	F16C _H	Ε	B6 _H	CAPCOM Reg. 22 Interrupt Ctrl. Reg.	0000 _H
CC23		FE6E _H		37 _H	CAPCOM Register 23	0000 _H
CC23IC	b	F16E _H	Ε	B7 _H	CAPCOM Reg. 23 Interrupt Ctrl. Reg.	0000 _H
CC24		FE70 _H		38 _H	CAPCOM Register 24	0000 _H
CC24IC	b	F170 _H	Ε	B8 _H	CAPCOM Reg. 24 Interrupt Ctrl. Reg.	0000 _H
CC25		FE72 _H		39 _H	CAPCOM Register 25	0000 _H
CC25IC	b	F172 _H	Ε	B9 _H	CAPCOM Reg. 25 Interrupt Ctrl. Reg.	0000 _H
CC26		FE74 _H		3A _H	CAPCOM Register 26	0000 _H
CC26IC	b	F174 _H	Ε	BA _H	CAPCOM Reg. 26 Interrupt Ctrl. Reg.	0000 _H
CC27		FE76 _H		3B _H	CAPCOM Register 27	0000 _H
CC27IC	b	F176 _H	Ε	BB _H	CAPCOM Reg. 27 Interrupt Ctrl. Reg.	0000 _H
CC28		FE78 _H		3C _H	CAPCOM Register 28	0000 _H
CC28IC	b	F178 _H	Ε	BC _H	CAPCOM Reg. 28 Interrupt Ctrl. Reg.	0000 _H
CC29		FE7A _H		3D _H	CAPCOM Register 29	0000 _H
CC29IC	b	F184 _H	Ε	C2 _H	CAPCOM Reg. 29 Interrupt Ctrl. Reg.	0000 _H
CC2IC	b	FF7C _H		BE _H	CAPCOM Reg. 2 Interrupt Ctrl. Reg.	0000 _H
CC3		FE86 _H		43 _H	CAPCOM Register 3	0000 _H



Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C167CS-3V. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Digital supply voltage	V _{DD}	3.15	3.6	V	Active mode, $f_{CPUmax} = 16 \text{ MHz}$
		2.5 ¹⁾	3.6	V	PowerDown mode
Digital ground voltage	V _{SS}		0	V	Reference voltage
Overload current	I _{OV}	-	±5	mA	Per pin ²⁾³⁾
Absolute sum of overload currents	$\Sigma I_{OV} $	-	50	mA	3)
External Load Capacitance	CL	-	50	pF	Pin drivers in fast edge mode ⁴⁾
Ambient temperature	T _A	0	70	°C	SAB-C167CS-3V
		-40	85	°C	SAF-C167CS-3V
		-40	125	°C	SAK-C167CS-3V

Table 9 Operating Condition Parameters

¹⁾ Output voltages and output currents will be reduced when V_{DD} leaves the range defined for active mode.

²⁾ Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. V_{OV} > V_{DD}+0.5 V or V_{OV} < V_{SS}-0.5 V). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1, RD, WR, etc.

³⁾ Not 100% tested, guaranteed by design and characterization.

⁴⁾ The timing is valid for pin drivers in high current or dynamic current mode. The reduced static output current in dynamic current mode must be respected when designing the system.



Table 10Current Limits for Port Output Drivers

Port Output Driver	Maximum Output Current (I _{OLmax} , -I _{OHmax}) ¹⁾	Nominal Output Current (I _{OLnom} , -I _{OHnom})
(PORT0, PORT1, Port 2, Port 4, ALE, RD, WR, <u>BHE,</u> <u>CLKOUT, RSTOUT,</u> RSTIN ²⁾)		1.6 mA
All other outputs		0.5 mA

¹⁾ An output current above $|I_{OXnom}|$ is not specified for the C167CS-3V.

²⁾ Valid for V_{OL} in bidirectional reset mode only.

Power Consumption C167CS-3V

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Power supply current (active) with all peripherals active	I _{DD3}	_	10 + 2.0 × f _{CPU}	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in } [\text{MHz}]^{1)}$
Idle mode supply current with all peripherals active	$I_{\rm IDX3}^{2)}$	_	5 + 1.1 × f _{CPU}	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$
Idle mode supply current with all peripherals deactivated, PLL off, SDD factor = 32	<i>I</i> _{IDO} ³⁾²⁾	_	500 + 50 × f _{OSC}	μA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in [MHz]}^{1)}$
Sleep and Power-down mode supply current with RTC running	$I_{\text{PDR}}^{3)2)}$	_	500 + 30 × f _{OSC}	μA	$V_{\text{DD}} = V_{\text{DDmax}}$ f_{OSC} in [MHz] ⁴⁾
Sleep and Power-down mode supply current with RTC disabled	I _{PDO}	_	30	μA	$V_{\rm DD} = V_{\rm DDmax}^{4)}$

¹⁾ The supply current is a function of the operating frequency. This dependency is illustrated in Figure 10. These parameters are tested at V_{DDmax} and maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}.

²⁾ These values are not 100% tested but verified by means of system characterization.

- ³⁾ This parameter is determined mainly by the current consumed by the oscillator (see Figure 9). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry (see also application notes AP2420: Crystal Oscillator, AP2424: Ceramic Resonator Oscillator).
- ⁴⁾ This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} 0.1 V to V_{DD} , V_{REF} = 0 V, all outputs (including pins configured as outputs) disconnected.



P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register RSTCON under software control.

 Table 11 associates the combinations of these three bits with the respective clock generation mode.

CLKCFG (RP0H.7-5)	CPU Frequency $f_{CPU} = f_{OSC} \times F$	External Clock Input Range ¹⁾	Notes
1 1 1	$f_{OSC} \times 4$	2.5 to 4 MHz	Default configuration
1 1 0	$f_{OSC} \times 3$	3.33 to 5.33 MHz	-
1 0 1	$f_{OSC} \times 2$	5 to 8 MHz	-
1 0 0	$f_{OSC} \times 5$	2 to 3.2 MHz	-
0 1 1	$f_{\rm OSC} imes$ 1	1 to 16 MHz	Direct drive ²⁾
0 1 0	$f_{\rm OSC} imes$ 1.5	6.66 to 10.66 MHz	-
0 0 1	f _{OSC} / 2	2 to 32 MHz	CPU clock via prescaler
0 0 0	$f_{\rm OSC} \times 2.5$	4 to 6.4 MHz	-

 Table 11
 C167CS-3V Clock Generation Modes

¹⁾ The external clock input range refers to a CPU clock range of 10 ... 16 MHz.

²⁾ The maximum frequency depends on the duty cycle of the external clock signal.

Prescaler Operation

When prescaler operation is configured (CLKCFG= 001_B) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of f_{CPU} is half the frequency of f_{OSC} and the high and low time of f_{CPU} (i.e. the duration of an individual TCL) is defined by the period of the input clock f_{OSC} .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of f_{OSC} for any TCL.

Phase Locked Loop

When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is enabled and provides the CPU clock (see table above). The PLL multiplies the input frequency by the factor **F** which is selected via the combination of pins P0.15-13 (i.e. $f_{CPU} = f_{OSC} \times F$). With every **F**'th transition of f_{OSC} the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of f_{CPU} is constantly adjusted so it is locked to f_{OSC} . The slight variation causes a jitter of f_{CPU} which also effects the duration of individual TCLs.



Direct Drive

When direct drive is configured (CLKCFG = 011_B) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of f_{CPU} directly follows the frequency of f_{OSC} so the high and low time of f_{CPU} (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock f_{OSC} .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

 $TCL_{min} = 1/f_{OSC} \times DC_{min}$ (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of f_{OSC} is compensated so the duration of 2TCL is always $1/f_{OSC}$. The minimum value TCL_{min} therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL = $1/f_{OSC}$.



Testing Waveforms



Figure 14 Input Output Waveforms



Figure 15 Float Waveforms



interdependencies between certain parameters. Some of these interdependencies are described as relative timing (see below) or in additional notes (see standard timing).

Table 18	External Bus Relative Timing (Operating Conditions apply) ¹⁾
----------	---

Parameter	Symbol		Limits		Unit
			min.	max.	_
Output hold time after \overline{WR} rising edge ²⁾ Valid for: address, write data out	t ₅₀	CC	0	-	ns
Input hold time after RD rising edge Valid for: read data in	t ₅₁	SR	-	0	ns

¹⁾ Not 100% tested, guaranteed by design and characterization.

²⁾ See also note ²⁾ in **Table 17**.

General Notes For The Following Bus Timing Figures

These standard notes apply to all subsequent timing figures. Additional individual notes are placed at the respective figure.

- ¹⁾ The falling edge of signals RD and WR/WRH/WRL/WrCS is controlled by the Read/Write delay feature (bit BUSCON.RWDCx).
- 2) The rising edge of signal WR/WRH/WRL/WrCS is controlled by the early write feature (bit BUSCON.EWENx).
- 3) A bus cycle is extended here, if MCTC waitstates are selected or if the READY input is sampled inactive.
- ⁴⁾ A bus cycle is extended here, if an MTTC waitstate is selected.





Figure 19 Multiplexed Bus, Write Access



External Bus Arbitration

Table 20Bus Arbitration Timing (Operating Conditions apply)

Parameter		Symbol		Limits	
			min.	max.	
HOLD input setup time to CLKOUT falling edge	tc ₂₈	SR	18	-	ns
CLKOUT to BREQ delay	<i>tc</i> ₂₉	CC	-2	9	ns
CLKOUT to HLDA delay	<i>tc</i> ₃₀	CC	-2	7	ns
CSx release ¹⁾	<i>tc</i> ₃₁	CC	0	10	ns
CSx drive	<i>tc</i> ₃₂	CC	-4	4	ns
Other signals release ¹⁾	<i>tc</i> ₃₃	CC	0	10	ns
Other signals drive ¹⁾	<i>tc</i> ₃₄	CC	0	6	ns

¹⁾ Not 100% tested, guaranteed by design and characterization.





Figure 23 External Bus Arbitration, (Regaining the Bus)

Notes

 ⁴⁾ This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is <u>activated</u> earlier, the regain-sequence is initiated by HOLD going high.
 Please note that HOLD may also be deactivated without the C167CS-3V requesting the bus.

⁵⁾ The next C167CS-3V driven bus cycle may start here.



External XRAM Access

If XPER-Share mode is enabled the on-chip XRAM of the C167CS-3V can be accessed (during hold states) by an external master like an asynchronous SRAM.

Table 21	XRAM Access	Timing	(Operating	Conditions	apply)
----------	-------------	--------	------------	------------	--------

Parameter		Symbol		Limits		Unit
				min	max	
Address setup time before RD/WR falling edge		t ₄₀	SR	5	_	ns
Address hold time after RD/WR rising edge		t ₄₁	SR	0	-	ns
Data turn on delay after RD falling edge	77	t ₄₂	CC	2	-	ns
Data output valid delay after address latched	kead	t ₄₃	CC	-	57	ns
Data turn off delay after RD rising edge	Ľ.	t ₄₄	CC	0	10	ns
Write data setup time before WR rising edge		t ₄₅	SR	10	-	ns
Write data hold time after WR rising edge	ite	t ₄₆	SR	4	-	ns
WR pulse width	Vr	t ₄₇	SR	20	-	ns
WR signal recovery time		t ₄₈	SR	<i>t</i> ₄₀	_	ns



Figure 24 External Access to the XRAM



Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm