

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Not For New Designs   |
|----------------------------|---|
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART           |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                            |
| Number of I/O              | 56  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-QFN (9x9)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/efm32tg230f32-qfn64 |
|                            |   |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **2 System Summary**

# 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32TG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32TG230 devices. For a complete feature set and indepth information on the modules, the reader is referred to the *EFM32TG Reference Manual*.

A block diagram of the EFM32TG230 is shown in Figure 2.1 (p. 3) .



#### Figure 2.1. Block Diagram

# 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

# 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface . In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

# 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32TG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is

# 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

# 2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Autobaud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

# 2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

# 2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

# 2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

# 2.1.16 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

# 2.1.17 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

# 2.1.18 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.19 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.20 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

# 2.1.21 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

# 2.1.22 Operational Amplifier (OPAMP)

The EFM32TG230 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 2.1.23 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

# 2.1.24 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

# 2.1.25 General Purpose Input/Output (GPIO)

In the EFM32TG230, there are 56 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.



#### Figure 2.2. EFM32TG230 Memory Map with largest RAM and Flash sizes





Figure 3.1. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.






Figure 3.2. EM3 current consumption.







Figure 3.3. EM4 current consumption.







# 3.9 Oscillators

# 3.9.1 LFXO

#### Table 3.8. LFXO

| Symbol              | Parameter  | Condition  | Min            | Тур    | Max | Unit |
|---------------------|--|--|----------------|--------|-----|------|
| f <sub>LFXO</sub>   | Supported nominal crystal frequency                            |  |                | 32.768 |     | kHz  |
| ESR <sub>LFXO</sub> | Supported crystal<br>equivalent series re-<br>sistance (ESR)   |  |                | 30     | 120 | kOhm |
| C <sub>LFXOL</sub>  | Supported crystal external load range                          |  | X <sup>1</sup> |        | 25  | pF   |
| I <sub>LFXO</sub>   | Current consump-<br>tion for core and<br>buffer after startup. | ESR=30 kOhm, C <sub>L</sub> =10 pF,<br>LFXOBOOST in CMU_CTRL is<br>1   |                | 190    |     | nA   |
| t <sub>LFXO</sub>   | Start- up time.  | ESR=30 kOhm, C <sub>L</sub> =10 pF,<br>40% - 60% duty cycle has<br>been reached, LFXOBOOST in<br>CMU_CTRL is 1 |                | 400    |     | ms   |

<sup>1</sup>See Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

# 3.9.2 HFXO

#### Table 3.9. HFXO

| Symbol                    | Parameter   | Condition  | Min | Тур | Max  | Unit |
|---------------------------|---|--|-----|-----|------|------|
| f <sub>HFXO</sub>         | Supported nominal crystal Frequency   |  | 4   |     | 32   | MHz  |
| FOD                       | Supported crystal   | Crystal frequency 32 MHz   |     | 30  | 60   | Ohm  |
| ESR <sub>HFXO</sub>       | equivalent series re-<br>sistance (ESR)   | Crystal frequency 4 MHz  |     | 400 | 1500 | Ohm  |
| <b>G</b> <sub>mHFXO</sub> | The transconduc-<br>tance of the HFXO<br>input transistor at<br>crystal startup | HFXOBOOST in CMU_CTRL<br>equals 0b11   | 20  |     |      | mS   |
| C <sub>HFXOL</sub>        | Supported crystal external load range   |  | 5   |     | 25   | pF   |
| 1                         | Current consump-  | 4 MHz: ESR=400 Ohm,<br>C <sub>L</sub> =20 pF, HFXOBOOST in<br>CMU_CTRL equals 0b11   |     | 85  |      | μΑ   |
| IHFXO                     | tion for HFXO after<br>startup  | 32 MHz: ESR=30 Ohm,<br>C <sub>L</sub> =10 pF, HFXOBOOST in<br>CMU_CTRL equals $0b11$ |     | 165 |      | μA   |
| t <sub>HFXO</sub>         | Startup time  | 32 MHz: ESR=30 Ohm,<br>C <sub>L</sub> =10 pF, HFXOBOOST in<br>CMU_CTRL equals 0b11   |     | 400 |      | μs   |



| Symbol               | Parameter  | Condition  | Min | Тур | Max | Unit |
|----------------------|--|--|-----|-----|-----|------|
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 1.25V reference      |     | 63  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 2.5V reference       |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, 5V reference                  |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, $V_{DD}$ reference                 |     | 69  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, 2xV <sub>DD</sub> reference   |     | 70  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, single<br>ended, internal 1.25V refer-<br>ence     |     | 58  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, single<br>ended, internal 2.5V reference           |     | 62  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, single<br>ended, V <sub>DD</sub> reference         |     | 64  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differen-<br>tial, internal 1.25V reference        |     | 60  |     | dB   |
|                      | SIgnal-to-Noise<br>And Distortion-ratio<br>(SINAD) | 1 MSamples/s, 12 bit, differen-<br>tial, internal 2.5V reference         |     | 64  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differen-<br>tial, 5V reference                    |     | 54  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, $V_{DD}$ reference                   |     | 66  |     | dB   |
| SINAD <sub>ADC</sub> |  | 1 MSamples/s, 12 bit, differen-<br>tial, 2xV <sub>DD</sub> reference     |     | 68  |     | dB   |
| SINADADC             |  | 200 kSamples/s, 12 bit, sin-<br>gle ended, internal 1.25V refer-<br>ence |     | 61  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference            |     | 65  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference          |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 1.25V reference      |     | 63  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 2.5V reference       |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, 5V reference                  |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, V <sub>DD</sub> reference     | 62  | 68  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differ-<br>ential, 2xV <sub>DD</sub> reference   |     | 69  |     | dB   |
| SFDR <sub>ADC</sub>  | Spurious-Free Dy-<br>namic Range (SF-              | 1 MSamples/s, 12 bit, single<br>ended, internal 1.25V refer-<br>ence     |     | 64  |     | dBc  |
| OF DIVADC            | DR)  | 1 MSamples/s, 12 bit, single<br>ended, internal 2.5V reference           |     | 76  |     | dBc  |

Figure 3.22. ADC Absolute Offset, Common Mode = Vdd /2






Figure 3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V





Spurious-Free Dynamic Range (SFDR)

# 3.11 Digital Analog Converter (DAC)

#### Table 3.15. DAC

| Symbol              | Parameter                           | Condition                                | Min              | Тур | Max             | Unit |
|---------------------|-------------------------------------|--|------------------|-----|-----------------|------|
|                     | Output voltage range                | VDD voltage reference, single ended      | 0                |     | V <sub>DD</sub> | V    |
| V <sub>DACOUT</sub> |                                     | VDD voltage reference, differ-<br>ential | -V <sub>DD</sub> |     | V <sub>DD</sub> | V    |
| V <sub>DACCM</sub>  | Output common<br>mode voltage range |  | 0                |     | V <sub>DD</sub> | V    |
|                     | Active current in-                  | 500 kSamples/s, 12bit                    |                  | 400 | 650             | μA   |
| I <sub>DAC</sub>    | cluding references                  | 100 kSamples/s, 12 bit                   |                  | 200 | 250             | μA   |
|                     | for 2 channels                      | 1 kSamples/s 12 bit NORMAL               |                  | 17  | 25              | μA   |



| Symbol             | Parameter                   | Condition                            | Min | Тур | Max | Unit |
|--------------------|-----------------------------|--------------------------------------|-----|-----|-----|------|
| INL <sub>DAC</sub> | Integral non-lineari-<br>ty | $V_{DD}$ = 3.0 V, $V_{DD}$ reference |     | ±5  |     | LSB  |
| MC <sub>DAC</sub>  | No missing codes            |                                      |     | 12  |     | bits |

# 3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

#### Table 3.16. OPAMP

| Symbol               | Parameter                 | Condition  | Min             | Тур   | Мах             | Unit |
|----------------------|---------------------------|--|-----------------|-------|-----------------|------|
|                      |                           | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0, Unity Gain       |                 | 350   | 405             | μA   |
| I <sub>OPAMP</sub>   | Active Current            | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1, Unity Gain       |                 | 95    | 115             | μA   |
|                      |                           | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1, Unity Gain       |                 | 13    | 17              | μA   |
|                      |                           | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0                   |                 | 101   |                 | dB   |
| G <sub>OL</sub>      | Open Loop Gain            | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1                   |                 | 98    |                 | dB   |
|                      |                           | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1                   |                 | 91    |                 | dB   |
|                      |                           | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0              |                 | 16.36 |                 | MHz  |
|                      | Gain Bandwidth<br>Product | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1              |                 | 0.81  |                 | MHz  |
| 0.514                |                           | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1              |                 | 0.11  |                 | MHz  |
| GBW <sub>OPAMP</sub> |                           | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0                   |                 | 2.11  |                 | MHz  |
|                      |                           | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1                   |                 | 0.72  |                 | MHz  |
|                      |                           | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1                   |                 | 0.09  |                 | MHz  |
|                      |                           | BIASPROG=0xF,<br>HALFBIAS=0x0, C <sub>L</sub> =75 pF |                 | 64    |                 | o    |
| PM <sub>OPAMP</sub>  | Phase Margin              | BIASPROG=0x7,<br>HALFBIAS=0x1, C <sub>L</sub> =75 pF |                 | 58    |                 | o    |
|                      |                           | BIASPROG=0x0,<br>HALFBIAS=0x1, CL=75 pF              |                 | 58    |                 | o    |
| R <sub>INPUT</sub>   | Input Resistance          |  |                 | 100   |                 | Mohm |
| D                    | Lood Posistones           | OPA0/OPA1  | 200             |       |                 | Ohm  |
| R <sub>LOAD</sub>    | Load Resistance           | OPA2   | 2000            |       |                 | Ohm  |
| I                    | Lood Current              | OPA0/OPA1  |                 |       | 11              | mA   |
| ILOAD_DC             | Load Current              | OPA2   |                 |       | 1.5             | mA   |
| V <sub>INPUT</sub>   | Input Voltage             | OPAxHCMDIS=0   | V <sub>SS</sub> |       | V <sub>DD</sub> | V    |



| Symbol              | Parameter                     | Condition  | Min             | Тур   | Max                  | Unit              |
|---------------------|-------------------------------|--|-----------------|-------|----------------------|-------------------|
|                     |                               | OPAxHCMDIS=1   | V <sub>SS</sub> |       | V <sub>DD</sub> -1.2 | V                 |
| V <sub>OUTPUT</sub> | Output Voltage                |  | V <sub>SS</sub> |       | V <sub>DD</sub>      | V                 |
| V <sub>offset</sub> | Input Offset Voltage          | Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD,<br/>OPAxHCMDIS=0</v<sub></v<sub>   |                 | 6     |                      | mV                |
| VOFFSET             | input Onset voltage           | Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD-1.2,<br/>OPAxHCMDIS=1</v<sub></v<sub>   |                 | 1     |                      | mV                |
| Voffset_drift       | Input Offset Voltage<br>Drift |  |                 |       | 0.02                 | mV/°C             |
|                     |                               | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0  |                 | 46.11 |                      | V/µs              |
|                     |                               | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1  |                 | 1.21  |                      | V/µs              |
| <b>CD</b>           | Slew Rate                     | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1  |                 | 0.16  |                      | V/µs              |
| SR <sub>OPAMP</sub> | Slew Rate                     | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0   |                 | 4.43  |                      | V/µs              |
|                     |                               | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1   |                 | 1.30  |                      | V/µs              |
|                     |                               | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1   |                 | 0.16  |                      | V/µs              |
|                     | Power-up Time                 | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0  |                 | 0.09  |                      | μs                |
|                     |                               | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1  |                 | 1.52  |                      | μs                |
|                     |                               | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1  |                 | 12.74 |                      | μs                |
| PU <sub>OPAMP</sub> |                               | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0   |                 | 0.09  |                      | μs                |
|                     |                               | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1   |                 | 0.13  |                      | μs                |
|                     |                               | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1   |                 | 0.17  |                      | μs                |
|                     |                               | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>  |                 | 101   |                      | μV <sub>RMS</sub> |
|                     |                               | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>  |                 | 141   |                      | μV <sub>RMS</sub> |
|                     |                               | V <sub>out</sub> =1V, RESSEL=0, 0.1<br>Hz <f<1 mhz,="" opaxhcmdis="0&lt;/td"><td></td><td>196</td><td></td><td>μV<sub>RMS</sub></td></f<1> |                 | 196   |                      | μV <sub>RMS</sub> |
| N <sub>OPAMP</sub>  | Voltage Noise                 | V <sub>out</sub> =1V, RESSEL=0, 0.1<br>Hz <f<1 mhz,="" opaxhcmdis="1&lt;/td"><td></td><td>229</td><td></td><td>μV<sub>RMS</sub></td></f<1> |                 | 229   |                      | μV <sub>RMS</sub> |
|                     |                               | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>  |                 | 1230  |                      | μV <sub>RMS</sub> |
|                     |                               | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>  |                 | 2130  |                      | μV <sub>RMS</sub> |
|                     |                               | RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>  |                 | 1630  |                      | μV <sub>RMS</sub> |

# 3.14 Voltage Comparator (VCMP)

#### Table 3.18. VCMP

| Symbol                  | Parameter                             | Condition   | Min | Тур             | Max | Unit |
|-------------------------|---------------------------------------|---|-----|-----------------|-----|------|
| V <sub>VCMPIN</sub>     | Input voltage range                   |   |     | V <sub>DD</sub> |     | V    |
| V <sub>VCMPCM</sub>     | VCMP Common<br>Mode voltage range     |   |     | V <sub>DD</sub> |     | V    |
|                         | Active current                        | BIASPROG=0b0000 and<br>HALFBIAS=1 in VCMPn_CTRL<br>register           |     | 0.3             | 0.6 | μA   |
| IVCMP                   | Active current                        | BIASPROG=0b1111 and<br>HALFBIAS=0 in VCMPn_CTRL<br>register. LPREF=0. |     | 22              | 30  | μA   |
| t <sub>VCMPREF</sub>    | Startup time refer-<br>ence generator | NORMAL  |     | 10              |     | μs   |
| V                       | Offect veltage                        | Single ended  |     | 10              |     | mV   |
| V <sub>VCMPOFFSET</sub> | Offset voltage                        | Differential  |     | 10              |     | mV   |
| V <sub>VCMPHYST</sub>   | VCMP hysteresis                       |   |     | 17              |     | mV   |
| t <sub>VCMPSTART</sub>  | Startup time                          |   |     |                 | 10  | μs   |

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

#### VCMP Trigger Level as a Function of Level Setting

V<sub>DD Trigger Level</sub>=1.667V+0.034 ×TRIGLEVEL

# 3.15 I2C

#### Table 3.19. I2C Standard-mode (Sm)

| Symbol              | Parameter  | Min | Тур | Max                 | Unit |
|---------------------|--|-----|-----|---------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                              | 0   |     | 100 <sup>1</sup>    | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                               | 4.7 |     |                     | μs   |
| t <sub>HIGH</sub>   | SCL clock high time                              | 4.0 |     |                     | μs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                  | 250 |     |                     | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                    | 8   |     | 3450 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time             | 4.7 |     |                     | μs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time             | 4.0 |     |                     | μs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                       | 4.0 |     |                     | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition | 4.7 |     |                     | μs   |

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32TG Reference Manual. <sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

(3.2)



| Symbol            | Parameter    | Condition                             | Min                                | Тур  | Max | Unit       |
|-------------------|--------------|---------------------------------------|------------------------------------|------|-----|------------|
| I <sub>RTC</sub>  | RTC current  | RTC idle current, clock enabled       |                                    | 40   |     | nA         |
| I <sub>AES</sub>  | AES current  | AES idle current, clock enabled       | ES idle current, clock enabled 2.5 |      |     | μΑ/<br>MHz |
| I <sub>GPIO</sub> | GPIO current | GPIO idle current, clock en-<br>abled |                                    | 5.31 |     | µA/<br>MHz |
| I <sub>PRS</sub>  | PRS current  | PRS idle current                      |                                    | 2.81 |     | µA/<br>MHz |
| I <sub>DMA</sub>  | DMA current  | Clock enable                          |                                    | 8.12 |     | μΑ/<br>MHz |



|       | QFN64 Pin#<br>and Name | -  | Pin Alternate Functio                          | onality / Description                         |  |
|-------|------------------------|--|--|---|--|
| Pin # | Pin Name               | Analog   | Timers   | Communication                                 | Other                                      |
| 30    | PD2                    | ADC0_CH2                                       | TIM0_CC1 #3                                    | US1_CLK #1                                    |  |
| 31    | PD3                    | ADC0_CH3<br>OPAMP_N2                           | TIM0_CC2 #3                                    | US1_CS #1                                     |  |
| 32    | PD4                    | ADC0_CH4<br>OPAMP_P2                           |  | LEU0_TX #0                                    |  |
| 33    | PD5                    | ADC0_CH5<br>OPAMP_OUT2 #0                      |  | LEU0_RX #0                                    |  |
| 34    | PD6                    | ADC0_CH6<br>DAC0_P1 /<br>OPAMP_P1              | TIM1_CC0 #4<br>LETIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2<br>I2C0_SDA #1                      | LES_ALTEX0 #0<br>ACMP0_O #2                |
| 35    | PD7                    | ADC0_CH7<br>DAC0_N1 /<br>OPAMP_N1              | TIM1_CC1 #4<br>LETIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2<br>I2C0_SCL #1                      | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2 |
| 36    | PD8                    |  |  |   | CMU_CLK1 #1                                |
| 37    | PC6                    | ACMP0_CH6                                      |  | I2C0_SDA #2                                   | LES_CH6 #0                                 |
| 38    | PC7                    | ACMP0_CH7                                      |  | I2C0_SCL #2                                   | LES_CH7 #0                                 |
| 39    | VDD_DREG               | Power supply for on-chip voltage               | ge regulator.                                  | l   |  |
| 40    | DECOUPLE               | Decouple output for on-chip vo                 | ltage regulator. An external capa              | acitance of size C <sub>DECOUPLE</sub> is rec | uired at this pin.                         |
| 41    | PC8                    | ACMP1_CH0                                      |  | US0_CS #2                                     | LES_CH8 #0                                 |
| 42    | PC9                    | ACMP1_CH1                                      |  | US0_CLK #2                                    | LES_CH9 #0<br>GPIO_EM4WU2                  |
| 43    | PC10                   | ACMP1_CH2                                      |  | US0_RX #2                                     | LES_CH10 #0                                |
| 44    | PC11                   | ACMP1_CH3                                      |  | US0_TX #2                                     | LES_CH11 #0                                |
| 45    | PC12                   | ACMP1_CH4<br>DAC0_OUT1ALT #0/<br>OPAMP_OUT1ALT |  |   | CMU_CLK0 #1<br>LES_CH12 #0                 |
| 46    | PC13                   | ACMP1_CH5<br>DAC0_OUT1ALT #1/<br>OPAMP_OUT1ALT | TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0    |   | LES_CH13 #0                                |
| 47    | PC14                   | ACMP1_CH6<br>DAC0_OUT1ALT #2/<br>OPAMP_OUT1ALT | TIM1_CC1 #0<br>PCNT0_S1IN #0                   | US0_CS #3                                     | LES_CH14 #0                                |
| 48    | PC15                   | ACMP1_CH7<br>DAC0_OUT1ALT #3/<br>OPAMP_OUT1ALT | TIM1_CC2 #0                                    | US0_CLK #3                                    | LES_CH15 #0<br>DBG_SWO #1                  |
| 49    | PF0                    |  | TIM0_CC0 #5<br>LETIM0_OUT0 #2                  | US1_CLK #2<br>LEU0_TX #3<br>I2C0_SDA #5       | DBG_SWCLK #0/1                             |
| 50    | PF1                    |  | TIM0_CC1 #5<br>LETIM0_OUT1 #2                  | US1_CS #2<br>LEU0_RX #3<br>I2C0_SCL #5        | DBG_SWDIO #0/1<br>GPIO_EM4WU3              |
| 51    | PF2                    |  | TIM0_CC2 #5                                    | LEU0_TX #4                                    | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4    |
| 52    | PF3                    |  |  |   | PRS_CH0 #1                                 |
| 53    | PF4                    |  |  |   | PRS_CH1 #1                                 |
| 54    | PF5                    |  |  |   | PRS_CH2 #1                                 |
| 55    | IOVDD_5                | Digital IO power supply 5.                     |  | 1   |  |
| 56    | PE8                    |  |  |   | PRS_CH3 #1                                 |
| 57    | PE9                    |  |  |   |  |

#### ...the world's most energy friendly microcontrollers

| Alternate     | LOCATION |      |      |      |      |      |   |   |
|---------------|----------|------|------|------|------|------|---|---|
| Functionality | 0        | 1    | 2    | 3    | 4    | 5    | 6 | Description   |
| TIM0_CC0      | PA0      | PA0  |      | PD1  | PA0  | PF0  |   | Timer 0 Capture Compare input / output channel 0.   |
| TIM0_CC1      | PA1      | PA1  |      | PD2  | PC0  | PF1  |   | Timer 0 Capture Compare input / output channel 1.   |
| TIM0_CC2      | PA2      | PA2  |      | PD3  | PC1  | PF2  |   | Timer 0 Capture Compare input / output channel 2.   |
| TIM1_CC0      | PC13     | PE10 |      | PB7  | PD6  |      |   | Timer 1 Capture Compare input / output channel 0.   |
| TIM1_CC1      | PC14     | PE11 |      | PB8  | PD7  |      |   | Timer 1 Capture Compare input / output channel 1.   |
| TIM1_CC2      | PC15     | PE12 |      | PB11 | PC13 |      |   | Timer 1 Capture Compare input / output channel 2.   |
| US0_CLK       | PE12     |      | PC9  | PC15 | PB13 | PB13 |   | USART0 clock input / output.  |
| US0_CS        | PE13     |      | PC8  | PC14 | PB14 | PB14 |   | USART0 chip select input / output.  |
| US0_RX        | PE11     |      | PC10 | PE12 | PB8  | PC1  |   | USART0 Asynchronous Receive.<br>USART0 Synchronous mode Master Input / Slave Output   |
| US0_TX        | PE10     |      | PC11 | PE13 | PB7  | PC0  |   | (MISO).<br>USART0 Asynchronous Transmit.Also used as receive input<br>in half duplex communication.<br>USART0 Synchronous mode Master Output / Slave Input<br>(MOSI). |
| US1_CLK       | PB7      | PD2  | PF0  |      |      |      |   | USART1 clock input / output.  |
| US1_CS        | PB8      | PD3  | PF1  |      |      |      |   | USART1 chip select input / output.  |
| US1_RX        | PC1      | PD1  | PD6  |      |      |      |   | USART1 Asynchronous Receive.<br>USART1 Synchronous mode Master Input / Slave Output<br>(MISO).  |
| US1_TX        | PC0      | PD0  | PD7  |      |      |      |   | USART1 Asynchronous Transmit.Also used as receive input<br>in half duplex communication.<br>USART1 Synchronous mode Master Output / Slave Input<br>(MOSI).            |

# 4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32TG230* is shown in Table 4.3 (p. 51). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

#### Table 4.3. GPIO Pinout

| Port   | Pin<br>15 | Pin<br>14 | Pin<br>13 | Pin<br>12 | Pin<br>11 | Pin<br>10 | Pin<br>9 | Pin<br>8 | Pin<br>7 | Pin<br>6 | Pin<br>5 | Pin<br>4 | Pin<br>3 | Pin<br>2 | Pin<br>1 | Pin<br>0 |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Port A | PA15      | -         | -         | -         | -         | PA10      | PA9      | PA8      | -        | PA6      | PA5      | PA4      | PA3      | PA2      | PA1      | PA0      |
| Port B | -         | PB14      | PB13      | PB12      | PB11      | -         | -        | PB8      | PB7      | -        | -        | -        | -        | -        | -        | -        |
| Port C | PC15      | PC14      | PC13      | PC12      | PC11      | PC10      | PC9      | PC8      | PC7      | PC6      | PC5      | PC4      | PC3      | PC2      | PC1      | PC0      |
| Port D | -         | -         | -         | -         | -         | -         | -        | PD8      | PD7      | PD6      | PD5      | PD4      | PD3      | PD2      | PD1      | PD0      |
| Port E | PE15      | PE14      | PE13      | PE12      | PE11      | PE10      | PE9      | PE8      | -        | -        | -        | -        | -        | -        | -        | -        |
| Port F | -         | -         | -         | -         | -         | -         | -        | -        | -        | -        | PF5      | PF4      | PF3      | PF2      | PF1      | PF0      |

# 4.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32TG230 is shown in Figure 4.2 (p. 52).



#### Figure 5.3. QFN64 PCB Stencil Design




Table 5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) | Symbol | Dim. (mm) |
|--------|-----------|--------|-----------|
| а      | 0.75      | е      | 8.90      |
| b      | 0.22      | х      | 2.70      |
| с      | 0.50      | У      | 2.70      |
| d      | 8.90      | Z      | 0.80      |

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Figure 4.3 (p. 52).

# **5.2 Soldering Information**

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.


The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions. Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

# 6 Chip Marking, Revision and Errata

# 6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



# 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 57) .

# 6.3 Errata

Please see the errata document for EFM32TG230 for description and resolution of device erratas. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

# **7 Revision History**

# 7.1 Revision 1.40

March 6th, 2015

Updated Block Diagram.

Updated Energy Modes current consumption.

Updated Power Management section.

Updated LFRCO and HFRCO sections.

Added AUXHFRCO to block diagram and Electrical Characteristics.

Corrected unit to kHz on LFRCO plots y-axis.

Updated ADC section and added clarification on conditions for  $INL_{ADC}$  and  $DNL_{ADC}$  parameters.

Updated DAC section and added clarification on conditions for INL<sub>DAC</sub> and DNL<sub>DAC</sub> parameters.

Updated OPAMP section.

Updated ACMP section and the response time graph.

Updated VCMP section.

Updated Digital Peripherals section.

# 7.2 Revision 1.30

July 2nd, 2014 Corrected single power supply voltage minimum value from 1.85V to 1.98V. Updated current consumption.

Updated transition between energy modes.

Updated power management data.

Updated GPIO data.

Updated LFXO, HFXO, HFRCO and ULFRCO data.

Updated LFRCO and HFRCO plots.

Updated ACMP data.

# 7.3 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

# 7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Corrected the ADC gain and offset measurement reference voltage from 2.25 to 2.5V.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Document changed status from "Preliminary".

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

# 7.5 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

# 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Added GPIO\_EM4WU3, GPIO\_EM4WU4 and GPIO\_EM4WU5 pins and removed GPIO\_EM4WU1 in the Alternate functionality overview table.

Other minor corrections.

# 7.7 Revision 0.96

May 4th, 2012

Corrected PCB footprint figures and tables.

# 7.8 Revision 0.95

February 27th, 2012

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level and corrected Thermometer output gradient in Electrical Characteristics section.

Updated Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added reference to errata document.

# 7.9 Revision 0.92

July 22nd, 2011

Updated current consumption numbers from latest device characterization data.

Updated OPAMP electrical characteristics.

Made ADC plots render properly in Adobe Reader.

Corrected number of DAC channels available.

# 7.10 Revision 0.91

February 4th, 2011

Corrected max DAC sampling rate.

Increased max storage temperature.

Added data for <150°C and <70°C on Flash data retention.

Changed latch-up sensitivity test description.

Added IO leakage current.

Added Flash current consumption.

Updated HFRCO data.

Updated LFRCO data.

Added graph for ADC Absolute Offset over temperature.

Added graph for ADC Temperature sensor readout.

Updated OPAMP electrical characteristics.

# 7.11 Revision 0.90

December 1st, 2010

New peripherals added to pinout, including LESENSE and OpAmps.

# 7.12 Revision 0.60

June 8th, 2010

Corrected pinout.

# List of Figures

| 2.1. Block Diagram   | . 3 |
|--|-----|
| 2.2. EFM32TG230 Memory Map with largest RAM and Flash sizes                    | 8   |
| 3.1. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.         |     |
| 3.2. EM3 current consumption.  |     |
| 3.3. EM4 current consumption.  | 11  |
| 3.4. Typical Low-Level Output Current, 2V Supply Voltage                       | 15  |
| 3.5. Typical High-Level Output Current, 2V Supply Voltage                      |     |
| 3.6. Typical Low-Level Output Current, 3V Supply Voltage                       |     |
| 3.7. Typical High-Level Output Current, 3V Supply Voltage                      |     |
| 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage                     |     |
| 3.9. Typical High-Level Output Current, 3.8V Supply Voltage                    |     |
| 3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage             |     |
| 3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature  | 23  |
| 3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature  |     |
| 3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature | 24  |
| 3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature |     |
| 3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature |     |
| 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature |     |
| 3.17. Integral Non-Linearity (INL)   |     |
| 3.18. Differential Non-Linearity (DNL)   |     |
| 3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C                            |     |
| 3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C              |     |
| 3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C          |     |
| 3.22. ADC Absolute Offset, Common Mode = Vdd /2                                | 34  |
| 3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V  |     |
| 3.24. OPAMP Common Mode Rejection Ratio  |     |
| 3.25. OPAMP Positive Power Supply Rejection Ratio                              |     |
| 3.26. OPAMP Negative Power Supply Rejection Ratio                              | 39  |
| 3.27. OPAMP Voltage Noise Spectral Density (Unity Gain) V <sub>out</sub> =1V   | 39  |
| 3.28. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)                    | 39  |
| 3.29. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1  | 41  |
| 4.1. EFM32TG230 Pinout (top view, not to scale)                                |     |
| 4.2. Opamp Pinout  |     |
| 4.3. QFN64   |     |
| 5.1. QFN64 PCB Land Pattern  |     |
| 5.2. QFN64 PCB Solder Mask   |     |
| 5.3. QFN64 PCB Stencil Design  |     |
| 6.1. Example Chip Marking (top view)   | 57  |