



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	49
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j50-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nome	Pin Number	Pin	Buffer	Description
Pin Name	80-TQFP	Туре	Туре	Description
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 <sup>(2)</sup> P2A <sup>(2)</sup>	35	I/O I I/O O	ST CMOS ST —	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.
RC2/ECCP1/P1A RC2 ECCP1 P1A	43	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A.
RC3/SCK1/SCL1 RC3 SCK1 SCL1	44	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
RC4/SDI1/SDA1 RC4 SDI1 SDA1	45	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.
RC5/SDO1/C2OUT RC5 SDO1 C2OUT	46	I/O O O	ST — TTL	Digital I/O. SPI data out. Comparator 2 output.
RC6/TX1/CK1 RC6 TX1 CK1	37	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).
RC7/RX1/DT1 RC7 RX1 DT1	38	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).
Legend: TTL = TTL c ST = Schmi I = Input P = Power	ompatible input itt Trigger input	with CM	IOS levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

### TABLE 1-4: PIC18F8XJ5X PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

- 2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).
- 3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).
- 4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).
- 5: Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).
- **6:** Pin placement when PMPMX = 1.
- **7:** Pin placement when PMPMX = 0.

8: RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

# 2.5 Reference Clock Output

In addition to the peripheral clock/4 output in certain oscillator modes, the device clock in the PIC18F87J10 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 2-3). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RE3) pin. The RODIV3:RODIV0 bits enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RE3 when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode; otherwise, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

The REFOCON register is an alternate SFR and shares the same memory address as the OSCCON register. It is accessed by setting the ADSHR bit (WDTCON<4>) in the WDTCON register (see Register 25-9).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>ROON:</b> Reference Oscillator Output Enable bit 1 = Reference oscillator enabled on REFO pin
bit 6	0 = Reference oscillator disabled
DILO	Unimplemented: Read as 0
bit 5	ROSSLP: Reference Oscillator Output Stop in Sleep bit
	<ul> <li>1 = Reference oscillator continues to run in Sleep</li> <li>0 = Reference oscillator is disabled in Sleep</li> </ul>
bit 4	ROSEL: Reference Oscillator Source Select bit
	<ul> <li>1 = Primary oscillator used as the base clock. Note that the crystal oscillator must be enabled using the FOSC2:FOSC0 bits; crystal maintains the operation in Sleep mode.</li> <li>0 = System clock used as the base clock; base clock reflects any clock switching of the device</li> </ul>
bit 3-0	RODIV3:RODIV0: Reference Oscillator Divisor Select bits
	1111 = Base clock value divided by 32,768
	1110 = Base clock value divided by 16,384
	1101 = Base clock value divided by 8,192
	1100 = Base clock value divided by 4,096
	1011 = Base clock value divided by 2,048
	1010 = Base clock value divided by 1,024
	1001 = Base clock value divided by 512
	1000 = Base clock value divided by 256
	0111 = Base clock value divided by 128
	0110 = Base clock value divided by 64
	0101 = Base clock value divided by 32
	0100 = Base clock value divided by 10
	0010 = Base clock value divided by 6
	0010 = Base clock value divided by 4
	0000 = Base clock value



### 5.3.3 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 5.3.4 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

# 7.0 EXTERNAL MEMORY BUS

Note:	The	External	Memory	Bus	is	not
	imple	mented on	64-pin dev	/ices.		

The External Memory Bus (EMB) allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8 and 16-Bit Data Width modes and three address widths of up to 20 bits.

The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

TARI F 7-1.	PIC18F87,150 FAMILY EXTERNAL BUS - 1/0 PORT FUNCTIONS

Name	Port	Bit	External Memory Bus Function
RD0/AD0	PORTD	0	Address bit 0 or Data bit 0
RD1/AD1	PORTD	1	Address bit 1 or Data bit 1
RD2/AD2	PORTD	2	Address bit 2 or Data bit 2
RD3/AD3	PORTD	3	Address bit 3 or Data bit 3
RD4/AD4	PORTD	4	Address bit 4 or Data bit 4
RD5/AD5	PORTD	5	Address bit 5 or Data bit 5
RD6/AD6	PORTD	6	Address bit 6 or Data bit 6
RD7/AD7	PORTD	7	Address bit 7 or Data bit 7
RE0/AD8	PORTE	0	Address bit 8 or Data bit 8
RE1/AD9	PORTE	1	Address bit 9 or Data bit 9
RE2/AD10	PORTE	2	Address bit 10 or Data bit 10
RE3/AD11	PORTE	3	Address bit 11 or Data bit 11
RE4/AD12	PORTE	4	Address bit 12 or Data bit 12
RE5/AD13	PORTE	5	Address bit 13 or Data bit 13
RE6/AD14	PORTE	6	Address bit 14 or Data bit 14
RE7/AD15	PORTE	7	Address bit 15 or Data bit 15
RH0/A16	PORTH	0	Address bit 16
RH1/A17	PORTH	1	Address bit 17
RH2/A18	PORTH	2	Address bit 18
RH3/A19	PORTH	3	Address bit 19
RJ0/ALE	PORTJ	0	Address Latch Enable (ALE) Control pin
RJ1/OE	PORTJ	1	Output Enable (OE) Control pin
RJ2/WRL	PORTJ	2	Write Low (WRL) Control pin
RJ3/WRH	PORTJ	3	Write High (WRH) Control pin
RJ4/BA0	PORTJ	4	Byte Address bit 0 (BA0)
RJ5/CE	PORTJ	5	Chip Enable (CE) Control pin
RJ6/LB	PORTJ	6	Lower Byte Enable (LB) Control pin
RJ7/UB	PORTJ	7	Upper Byte Enable (UB) Control pin

**Note:** For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

# 11.1.4 PMP MULTIPLEXING OPTIONS(80-PINS DEVICES)

By default, the PMP and the External Memory Bus (EMB) multiplex some of their signals to the same I/O pins on PORTD and PORTE. It is possible that some applications may require the use of both modules at the same time. For these instances, the 80-pin devices can be configured to multiplex the PMP to different I/O ports. PMP configuration is determined by the PMPMX Configuration bit setting; by default, the PMP and EMB modules share PORTD and PORTE. The optional pin configuration is shown in Table 11-1.

TABLE 11-1:	PMP PIN MULTIPLEXING
	80-PIN DEVICES

РМР	Pin Ass	ignment
Function	<b>PMPMX =</b> 1	<b>PMPMX=</b> 0
PMD0	PORTD<0>	PORTF<7>
PMD1	PORTD<1>	PORTF<6>
PMD2	PORTD<2>	PORTF<5>
PMD3	PORTD<3>	PORTH<4>
PMD4	PORTD<4>	PORTA<5>
PMD5	PORTD<5>	PORTA<4>
PMD6	PORTD<6>	PORTH<3>
PMD7	PORTD<7>	PORTH<2>
PMBE	PORTE<2>	PORTH<5>
PMWR	PORTE<1>	PORTH<7>
PMRD	PORTE<0>	PORTH<6>

# 11.2 Slave Port Modes

The primary mode of operation for the module is configured using the MODE1:MODE0 bits in the PMMODEH register. The setting affects whether the module acts as a slave or a master and it determines the usage of the control pins.

# 11.2.1 LEGACY MODE (PSP)

In Legacy mode (PMMODEH<1:0> = 0.0 and PMPEN = 1), the module is configured as a Parallel Slave Port with the associated enabled module pins dedicated to the module. In this mode, an external device, such as another microcontroller or microprocessor, can asynchronously read and write data using the 8-bit data bus (PMD<7:0>), the read (PMRD), write (PMWR) and chip select (PMCS1) inputs. It acts as a slave on the bus and responds to the read/write control signals.

Figure 11-2 shows the connection of the Parallel Slave Port. When chip select is active and a write strobe occurs (PMCS = 1 and PMWR = 1), the data from PMD<7:0> is captured into the PMDIN1L register.

### FIGURE 11-2: LEGACY PARALLEL SLAVE PORT EXAMPLE

Master PMD<7:0>	 PIC18 Slave PMD<7:0>	Address Bus Data Bus Control Lines	
PMCS	 PMCS1		
PMRD	 PMRD		
PMWR	 PMWR		

#### 11.2.5.1 READ FROM SLAVE PORT

When chip select is active and a read strobe occurs (PMCS = 1 and PMRD = 1), the data from one of the four output bytes is presented onto PMD<7:0>. Which byte is read depends on the 2-bit address placed on ADDR[1:0]. Table 11-2 shows the corresponding

output registers and their associated address. When an output buffer is read, the corresponding OBxE bit is set. The OBxE flag bit is set when all the buffers are empty. If any buffer is already empty, OBxE = 1, the next read to that buffer will generate an OBUF event.





# 11.2.5.2 WRITE TO SLAVE PORT

When chip select is active and a write strobe occurs (PMCS = 1 and PMWR = 1), the data from PMD<7:0> is captured into one of the four input buffer bytes. Which byte is written depends on the 2-bit address placed on ADDRL[1:0]. Table 11-2 shows the corresponding input registers and their associated address.

When an input buffer is written, the corresponding IBxF bit is set. The IBF flag bit is set when all the buffers are written. If any buffer is already written (IBxF = 1), the next write strobe to that buffer will generate an OBUF event and the byte will be discarded.

### FIGURE 11-8: PARALLEL SLAVE PORT WRITE WAVEFORMS



# 11.3.5 CHIP SELECT FEATURES

Up to two chip select lines, PMCS1 and PMCS2, are available for the Master modes of the PMP. The two chip select lines are multiplexed with the Most Significant bits of the address bus (PMADDRH<6> and PMADDRH<7>). When a pin is configured as a chip select, it is not included in any address auto-increment/ decrement. The function of the chip select signals is configured using the chip select function bits (PMCONL<7:6>).

### 11.3.6 AUTO-INCREMENT/DECREMENT

While the module is operating in one of the Master modes, the INCM bits (PMMODEH<3:4>) control the behavior of the address value. The address can be made to automatically increment or decrement after each read and write operation. The address increments once each operation is completed and the BUSY bit goes to '0'. If the chip select signals are disabled and configured as address bits, the bits will participate in the increment and decrement operations; otherwise, the CS2 and CS1 bit values will be unaffected.

### 11.3.7 WAIT STATES

In Master mode, the user has control over the duration of the read, write and address cycles by configuring the module wait states. Three portions of the cycle, the beginning, middle and end, are configured using the corresponding WAITBx, WAITMx and WAITEx bits in the PMMODEL register.

The WAITB bits (PMMODEL<7:6>) set the number of wait cycles for the data setup prior to the PMRD/PMWT strobe in Mode 10, or prior to the PMENB strobe in Mode 11. The WAITM bits (PMMODEL<5:2>) set the number of wait cycles for the PMRD/PMWT strobe in Mode 10, or for the PMENB strobe in Mode 11. When this wait state setting is 0 then WAITB and WAITE have no effect. The WAITE bits (PMMODEL<1:0>) define the number of wait cycles for the data hold time after the PMRD/PMWT strobe in Mode 10, or after the PMENB strobe in Mode 11.

# 11.3.8 READ OPERATION

To perform a read on the Parallel Master Port, the user reads the PMDIN1L register. This causes the PMP to output the desired values on the chip select lines and the address bus. Then the read line (PMRD) is strobed. The read data is placed into the PMDIN1L register. If the 16-bit mode is enabled (MODE16 = 1), the read of the low byte of the PMDIN1L register will initiate two bus reads. The first read data byte is placed into the PMDIN1L register, and the second read data is placed into the PMDIN1H.

Note that the read data obtained from the PMDIN1L register is actually the read value from the previous read operation. Hence, the first user read will be a dummy read to initiate the first bus read and fill the read register. Also, the requested read value will not be ready until after the BUSY bit is observed low. Thus, in a back-to-back read operation, the data read from the register will be the same for both reads. The next read of the register will yield the new value.

# 11.3.9 WRITE OPERATION

To perform a write onto the parallel bus, the user writes to the PMDIN1L register. This causes the module to first output the desired values on the chip select lines and the address bus. The write data from the PMDIN1L register is placed onto the PMD<7:0> data bus. Then the write line (PMWR) is strobed. If the 16-bit mode is enabled (MODE16 = 1), the write to the PMDIN1L register will initiate two bus writes. First write will consist of the data contained in PMDIN1L and the second write will contain the PMDIN1H.

# 11.3.10 PARALLEL MASTER PORT STATUS

## 11.3.10.1 The BUSY Bit

In addition to the PMP interrupt, a BUSY bit is provided to indicate the status of the module. This bit is only used in Master mode. While any read or write operation is in progress, the BUSY bit is set for all but the very last CPU cycle of the operation. In effect, if a single-cycle read or write operation is requested, the BUSY bit will never be active. This allows back-to-back transfers. While the bit is set, any request by the user to initiate a new operation will be ignored (i.e., writing or reading the lower byte of the PMDIN1L register will not initiate either a read nor a write).

# 11.3.10.2 INTERRUPTS

When the PMP module interrupt is enabled for Master mode, the module will interrupt on every completed read or write cycle; otherwise, the BUSY bit is available to query the status of the module.









# 19.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external  $I^2C$  master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-14).





					SYNC	= 0, BRGH	I = 0, BRG	G16 = 0					
BAUD	Fosc	= 40.000	) MHz	Fosc	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_						_			_			
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103	
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51	
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12	
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	_	
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_	
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_	

TABLE 20-3:	BAUD RATES	FOR	ASYNCHRONOUS MODES
	DAUDINAILU	1 01	

		SYNC = 0, BRGH = 0, BRG16 = 0									
BAUD	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51		
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12		
2.4	2.404	0.16	25	2.403	-0.16	12	—	_	_		
9.6	8.929	-6.99	6	—	_	_	—	_	_		
19.2	20.833	8.51	2	—	_	_	—	_	_		
57.6	62.500	8.51	0	—	_	_	—	_	_		
115.2	62.500	-45.75	0	_	_	_	_	_	_		

					SYNC	= 0, BRGH	<b>i =</b> 1, BRG	<b>16 =</b> 0					
BAUD	Fosc	= 40.000	) MHz	Fosc	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	_	_	_	_	_	—			_	_	_	
1.2	—	_	—	—	—	_	—	—	—	—	_	—	
2.4	—	—	—	—	—	—	2.441	1.73	255	2.403	-0.16	207	
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615.	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_	

		SYNC = 0, BRGH = 1, BRG16 = 0									
BAUD	Fose	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	—	_	_	_	_	_	0.300	-0.16	207		
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51		
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25		
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_		
19.2	19.231	0.16	12	_	_	_	_	_	_		
57.6	62.500	8.51	3	—	_	—	—	_	_		
115.2	125.000	8.51	1	—	_	—	—	—	_		

 $\ensuremath{\textcircled{}^{\circ}}$  2009 Microchip Technology Inc.

# 21.7 A/D Converter Calibration

The A/D Converter in the PIC18F87J10 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON1<6>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for the offset. Thus, subsequent offsets will be compensated. An example of a calibration routine is shown in Example 21-1.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

# 21.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON1 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D RC clock to be selected. If bits, ACQT2:ACQT0, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

_			
	BSF BCF	WDTCON, ADSHR	;Enable write/read to the shared SFR :Make Channel 0 analog
l	BCF	WDTCON, ADSHR	;Disable write/read to the shared SFR
l	BSF	ADCON0, ADON	;Enable A/D module
l	BSF	ADCON1, ADCAL	;Enable Calibration
l	BSF	ADCON0,GO	;Start a dummy A/D conversion
l	CALIBRATION		;
l	BTFSC	ADCON0,GO	;Wait for the dummy conversion to finish
l	BRA	CALIBRATION	;
	BCF	ADCON1, ADCAL	;Calibration done, turn off calibration enable ;Proceed with the actual A/D conversion

EXAMPLE 21-1: SAMPLE A/D CALIBRATION ROUTINE

# 22.5 USB Interrupts

The USB module can generate multiple interrupt conditions. To accommodate all of these interrupt sources, the module is provided with its own interrupt logic structure, similar to that of the microcontroller. USB interrupts are enabled with one set of control registers and trapped with a separate set of flag registers. All sources are funneled into a single USB interrupt request, USBIF (PIR2<4>), in the microcontroller's interrupt logic. Figure 22-7 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the UIE and UIR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the UEIR and UEIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 22-8 shows some common events within a USB frame and their corresponding interrupts.



#### FIGURE 22-8: EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS



#### 22.5.2 USB INTERRUPT ENABLE REGISTER (UIE)

The USB Interrupt Enable register (Register 22-8) contains the enable bits for the USB status interrupt sources. Setting any of these bits will enable the respective interrupt source in the UIR register.

The values in this register only affect the propagation of an interrupt condition to the microcontroller's interrupt logic. The flag bits are still set by their interrupt conditions, allowing them to be polled and serviced without actually generating an interrupt.

# REGISTER 22-8: UIE: USB INTERRUPT ENABLE REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SOFIE: Start-of-Frame Token Interrupt Enable bit
	<ul><li>1 = Start-of-Frame token interrupt enabled</li><li>0 = Start-of-Frame token interrupt disabled</li></ul>
bit 5	STALLIE: STALL Handshake Interrupt Enable bit
	<ul><li>1 = STALL interrupt enabled</li><li>0 = STALL interrupt disabled</li></ul>
bit 4	IDLEIE: Idle Detect Interrupt Enable bit
	<ul><li>1 = Idle detect interrupt enabled</li><li>0 = Idle detect interrupt disabled</li></ul>
bit 3	TRNIE: Transaction Complete Interrupt Enable bit
	<ul><li>1 = Transaction interrupt enabled</li><li>0 = Transaction interrupt disabled</li></ul>
bit 2	ACTVIE: Bus Activity Detect Interrupt Enable bit
	1 = Bus activity detect interrupt enabled
	0 = Bus activity detect interrupt disabled
bit 1	<b>UERRIE:</b> USB Error Interrupt Enable bit
	1 = USB error interrupt enabled
	0 = USB error interrupt disabled
bit 0	URSTIE: USB Reset Interrupt Enable bit
	1 = USB Reset interrupt enabled
	0 = USB Reset interrupt disabled

#### REGISTER 23-2: CMSTAT: COMPARATOR STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-1	R-1		
—	—	—	—	—	—	COUT2	COUT1		
bit 7		·			•		bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						
bit 7-2	Unimplemer	ted: Read as '	)'						

# bit 1-0 **COUT2:COUT1:** Comparator x Status bits

## If CPOL = 0 (non-inverted polarity):

1 = Comparator's VIN+ > VIN-

0 = Comparator's VIN+ < VIN-

If CPOL = 1 (inverted polarity):

1 = Comparator VIN+ < VIN-

0 = Comparator VIN+ > VIN-

# 25.6 Program Verification and Code Protection

For all devices in the PIC18F87J10 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

#### 25.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset. This is seen by the user as a Configuration Mismatch (CM) Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit set, the source data for device configuration is also protected as a consequence.

# 25.7 In-Circuit Serial Programming

PIC18F87J10 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

# 25.8 In-Circuit Debugger

When the  $\overline{\text{DEBUG}}$  Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 25-4 shows which resources are required by the background debugger.

|--|

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

#### 26.1.1 STANDARD INSTRUCTION SET

ADD Litera		ADDWF					
ADDLW I		Syntax:					
$0 \le k \le 255$	$0 \leq k \leq 255$						
$(W) + k \rightarrow V$	$(W) + k \to W$						
N, OV, C, D	C, Z					Operation:	
0000	1111	kkkk	c	kkkk		Statua Affacto	
The contents of W are added to the 8-bit literal 'k' and the result is placed in W.						Encoding: Description:	
1							
1							
Q2	Q3			Q4			
Read	Proce	SS	W	rite to			
ADDLW 1 ion 10h n 25h	5h					Words: Cycles: Q Cycle Acti Decor <u>Example:</u> Before In W RE	
	ADD Litera ADDLW $0 \le k \le 255$ (W) + k $\rightarrow$ W N, OV, C, D 0000 The content 8-bit literal 'W 1 1 2 Read literal 'k' ADDLW 1 ion 10h n 25h	ADD Literal to W ADDLW k $0 \le k \le 255$ (W) + k $\rightarrow$ W N, OV, C, DC, Z 0000 1111 The contents of W a 8-bit literal 'k' and th W. 1 1 Q2 Q3 Read Proce literal 'k' Data ADDLW 15h ion 10h n 25h	ADD Literal to WADDLWk $0 \le k \le 255$ (W) + k $\rightarrow$ WN, OV, C, DC, Z00001111kkkłThe contents of W are added8-bit literal 'k' and the resultW.112Q2Q3ReadProcessliteral 'k'Data	ADD Literal to W ADDLW k $0 \le k \le 255$ (W) + k $\rightarrow$ W N, OV, C, DC, Z 0000 1111 kkkk The contents of W are added to 8-bit literal 'k' and the result is p W. 1 1 1 Q2 Q3 Read Process W literal 'k' Data W ADDLW 15h ion 10h n 25h	ADD Literal to W         ADDLW       k $0 \le k \le 255$ (W) + k $\rightarrow$ W         N, OV, C, DC, Z       0000       1111       kkkk       kkkk         The contents of W are added to the 8-bit literal 'k' and the result is placed in W.       1       1         Q2       Q3       Q4       Q4         Read       Process       Write to literal 'k'       Data         ADDLW       15h       10h       1         10h       1       25h       1       1	ADD Literal to W         ADDLW       k $0 \le k \le 255$ (W) + k $\rightarrow$ W         N, OV, C, DC, Z $0000$ 1111       kkkk       kkkk         The contents of W are added to the 8-bit literal 'k' and the result is placed in W.       1       1         Q2       Q3       Q4       Q4       Q4         Read       Process       Write to W       W         ADDLW       15h       10h       10h       125h	

ADD	WF	ADD W to f	f								
Synta	ax:	ADDWF	f {,d {,a}}								
Oper	ands:	$0 \leq f \leq 255$									
		d ∈ [0,1] a ∈ [0,1]									
Oner	ation.	$(W) + (f) \rightarrow$	dest								
Statu	s Affected.										
Enco	dina:	0010	01da ff	ff	fff						
Desc	rintion:	Add W to re	aister 'f' If 'd'	ie '∩'	the						
Dese		result is sto result is sto (default).	red in W. If 'd' red back in re	is '1' gister	, the , 'f'						
		lf 'a' is '0', ti lf 'a' is '1', ti GPR bank (	he Access Bai he BSR is use (default).	nk is : d to s	selected. select the						
		If 'a' is '0' and the extended instruction set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe									
Word	ls:	1									
Cycle	es:	1									
QC	ycle Activity:										
	Q1	Q2	Q3		Q4						
	Decode	Read register 'f'	rite to tination								
-											
Exan	npie: Defense la standa	ADDWF'	REG, 0, 0								
	W W	tion = 17h									
	REG	= 0C2h									
	After Instructio										
	REG	= 009h = 0C2h									

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

SUBLW Subtract W from Literal								
Synta	ax:		SUBLW k					
Oper	ands:		$0 \le k \le 2$	255	5			
Oper	ation:		$k-(W)\toW$					
Statu	s Affected:		N, OV, 0	C, I	DC, Z			
Enco	ding:		0000		1000	kk}	k	kkkk
Desc	ription:		W is subtracted from the eight-bit literal 'k'. The result is placed in W.					
Word	ls:		1					
Cycle	es:		1					
QC	ycle Activity:							
	Q1		Q2		Q3			Q4
	Decode	lit	Read teral 'k'		Proces Data	SS	V	Vrite to W
Exan	<u>nple 1:</u>		SUBLW	C	2h			
	Before Instruc	tion						
	W C	=	01h ?					
	After Instructio	n						
	W	=	01h 1		rocult ic r	ocitiv	0	
	Z	=	0	, '	esuit is p	03111	C	
_	N	=	0					
Exan	<u>nple 2:</u>		SUBLW	C	)2h			
	Before Instruc	tion =	02h					
	Č	=	?					
	After Instructio	n	006					
	C	=	1 ; result is zero					
	Z N	=	1 0					
<u>Exan</u>	<u>nple 3:</u>		SUBLW	C	2h			
	Before Instruc	tion						
	W	=	03h 2					
	After Instructio	n	·					
	W	=	FFh	;	(2's comp		ent)	
	Z	=	0	,	CSUILISI	eyali	ve	
	N	=	1					

SUBWF	Subtract W from f							
Syntax:	SUBWF f {,d {,a}}							
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$							
Operation:	(f) –	(W) –	→ d	est				
Status Affected:	N, O	V, C,	DC	;, Z				
Encoding:	01	01		11da	fff	f ffff		
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).							
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).							
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1		Q2		Q	3	Q4		
Decode	R regi	ead ster 'f	,	Proc Da	ess ta	Write to destination		
Example 1:	SU	JBWF		REG,	1, 0			
Before Instruct	tion				•			
REG	=	3						
C	=	?						
After Instructio	n							
REG W	=	1 2						
Ç	=	1	; result is positive					
Z N	=	0						
Example 2:	SU	JBWF		REG,	0, 0			
Before Instruct	tion							
REG W C	= = =	2 2 ?						
After Instructio	n							
REG W	=	2						
č	=	1	; r	esult is	zero			
Z N	=	1 0						
Example 3:	SU	JBWF		REG,	1, 0			
Before Instruct	tion							
REG	=	1						
Č	=	2 ?						
After Instructio	n					0		
REG W	=	FFh 2	;(2	2's com	plemer	nt)		
ç	=	0	; r	esult is	negativ	/e		
∠ N	=	1						

Table Read (Continued)

TBL	RD	Table Read							
Synta	ax:	TBLRD ( *; *+; *-; +*)							
Oper	ands:	None							
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT							
Statu	s Affected:	None							
Enco	oding:	0000	00	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*		
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each bute in the program memory TBLPTP							
		has a 2-Mby	∕te a	ddres	s rang	e.			
		TBLPTR<(	)> = )> =	0: Lea Pro 1: Mo:	ist Sigr gram I st Sign	nificai Memo ifican	nt Byte of ory Word it Byte of		
		<ul> <li>Program Memory Word</li> <li>The TBLRD instruction can modify the value of TBLPTR as follows:</li> <li>no change</li> <li>post-increment</li> <li>post-decrement</li> <li>pre-increment</li> </ul>							
Word	ls:	1							
Cycle	es:	2							
QC	ycle Activity:								
	Q1	Q2		C	13		Q4		
	Decode	No operation		N opera	o ation	or	No peration		

Example 1:	TBLRD	*+	;	
Before Instructi	on			
TABLAT TBLPTR MEMORY	(00A356h	)	= = =	55h 00A356h 34h
After Instruction	1			
TABLAT TBLPTR			=	34h 00A357h
Example 2:	TBLRD	+*	;	
Before Instructi	on			
TABLAT TBLPTR MEMORY MEMORY	= = = =	AAh 01A357h 12h 34h		
After Instruction	า			
TABLAT TBLPTR			= =	34h 01A358h

TBLRD

No operation (Read Program

Memory)

No

operation

No

operation

No operation (Write TABLAT)

# 28.2 DC Characteristics: Power-Down and Supply Current PIC18F87J50 Family (Industrial)

PIC18F8 (Indu	7J50 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial					
Param No.	Device	Тур	Max	Units	Conditions		
	Power-Down Current (IPD) <sup>(1)</sup>						
	All devices	0.5	1.4	μΑ	-40°C	$V_{DD} = 2.0 V^{(4)}$	
		0.5	1.4	μA	+25°C	VDDCORE = 2.0V	
		5.5	10.2	μA	+85°C	(Sleep mode)	
	All devices	0.6	1.5	μA	-40°C	$V_{DD} = 2.5 V^{(4)}$ ,	
		0.6	1.5	μA	+25°C	VDDCORE = 2.5V	
		6.8	12.6	μA	+85°C	(Sleep mode)	
	All devices	2.9	7	μΑ	-40°C	) (= = = 0, 0), (5)	
		3.6	7	μA	+25°C	VDD = 3.3V <sup>(0)</sup> (Sleep mode)	
		9.6	19	μΑ	+85°C	(cicep mode)	

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. All features that add delta current are disabled (USB module, WDT, etc.). The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT disabled unless otherwise specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD), REGSLP = 1.
- 6: This is the module differential current when the USB module is enabled and clocked at 48 MHz, but with no USB cable attached. When the USB cable is attached or data is being transmitted, the current consumption may be much higher (see Section 22.6.4 "USB Transceiver Current Consumption"). During USB Suspend mode (USBEN = 1, SUSPND = 1, bus in Idle state), the USB module current will be dominated by the D+ or D- pull-up resistor. The integrated pull-up resistors use "resistor switching" according to the resistor\_ecn supplement to the USB 2.0 specifications, and therefore, may be as low as 900Ω during Idle conditions.

NOTES: