



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D.L.U.	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	EBI/EMI, I²C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	65
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86j55-i-pt

Table of Contents

1.0	Device Overview	9
2.0	Oscillator Configurations	35
3.0	Power-Managed Modes	47
4.0	Reset	55
5.0	Memory Organization	69
6.0	Flash Program Memory	97
7.0	External Memory Bus	107
8.0	8 x 8 Hardware Multiplier	119
9.0	Interrupts	121
10.0	I/O Ports	137
11.0	Parallel Master Port	167
12.0	Timer0 Module	191
13.0	Timer1 Module	195
14.0	Timer2 Module	201
15.0	Timer3 Module	203
16.0	Timer4 Module	207
17.0	Capture/Compare/PWM (CCP) Modules	209
18.0	Enhanced Capture/Compare/PWM (ECCP) Module	217
19.0	Master Synchronous Serial Port (MSSP) Module	233
20.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	279
21.0	10-bit Analog-to-Digital Converter (A/D) Module	301
22.0	Universal Serial Bus (USB)	311
23.0	Comparator Module	337
24.0	Comparator Voltage Reference Module	345
25.0	Special Features of the CPU	349
26.0	Instruction Set Summary	365
27.0	Development Support	415
28.0	Electrical Characteristics	419
29.0	Packaging Information	459
Appe	endix A. Revision History	463
Appe	endix B: Device Differences	463
The I	Microchip Web Site	477
Cust	omer Change Notification Service	477
Custo	omer Support	477
	der Response	
Prod	luct Identification System	470

TABLE 1-3: PIC18F6XJ5X PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Pin Number	Pin	Buffer	Description
Pin Name	64-TQFP	Type	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/PMA8/ECCP3/P3A RG0 PMA8 ECCP3 P3A	3	I/O O I/O O	ST — —	Digital I/O. Parallel Master Port address. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM output A.
RG1/PMA7/TX2/CK2 RG1 PMA7 TX2 CK2	4	I/O O O I/O	ST — — ST	Digital I/O. Parallel Master Port address. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2).
RG2/PMA6/RX2/DT2 RG2 PMA6 RX2 DT2	5	I/O O I I/O	ST — ST ST	Digital I/O. Parallel Master Port address. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2).
RG3/PMCS1/CCP4/P3D RG3 PMCS1 CCP4 P3D	6	I/O O I/O O	ST — ST —	Digital I/O. Parallel Master Port chip select 1. Capture 4 input/Compare 4 output/PWM4 output. ECCP3 PWM output D.
RG4/PMCS2/CCP5/P1D RG4 PMCS2 CCP5 P1D	8	I/O O I/O O	ST — ST —	Digital I/O. Parallel Master Port chip select 2. Capture 5 input/Compare 5 output/PWM5 output. ECCP1 PWM output D.
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.
VDD	26, 38, 57	Р	_	Positive supply for peripheral digital logic and I/O pins.
AVss	20	Р		Ground reference for analog modules.
AVDD	19	Р	_	Positive supply for analog modules.
ENVREG	18	I	ST	Enable for on-chip voltage regulator.
VDDCORE/VCAP VDDCORE VCAP	10	P P	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). External filter capacitor connection (regulator enabled).
Vusb	17	Р	_	USB voltage input pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input
O = Output

I = Input P = Power

OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

3: RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices Feature1 PIC18F8XJ5X		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt	
PORTJ	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTH	Feature1	PIC18F8XJ5X	0000 xxxx	uuuu uuuu	uuuu uuuu	
PORTG	Feature1	PIC18F8XJ5X	000x xxxx	000u uuuu	uuuu uuuu	
PORTF	Feature1	PIC18F8XJ5X	x00x x0	u00u u0	u00u u0	
PORTE	Feature1	PIC18F8XJ5X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTD	Feature1	PIC18F8XJ5X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTB	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTA	Feature1	PIC18F8XJ5X	0x 0000	0u 0000	uu uuuu	
SPBRGH1	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
BAUDCON1	Feature1	PIC18F8XJ5X	0100 0-00	0100 0-00	uuuu u-uu	
SPBRGH2	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
BAUDCON2	Feature1	PIC18F8XJ5X	0100 0-00	0100 0-00	uuuu u-uu	
TMR3H	Feature1	PIC18F8XJ5X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR3L	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T3CON	Feature1	PIC18F8XJ5X	0000 0000	uuuu uuuu	uuuu uuuu	
TMR4	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
PR4	Feature1	PIC18F8XJ5X	1111 1111	1111 1111	1111 1111	
CVRCON	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
T4CON	Feature1	PIC18F8XJ5X	-000 0000	-000 0000	-uuu uuuu	
CCPR4H	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
CCPR4L	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
CCP4CON	Feature1	PIC18F8XJ5X	00 0000	00 0000	uu uuuu	
CCPR5H	Feature1	PIC18F8XJ5X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
CCPR5L	Feature1	PIC18F8XJ5X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP5CON	Feature1	PIC18F8XJ5X	00 0000	00 0000	uu uuuu	
SSP2BUF	Feature1	PIC18F8XJ5X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
SSP2ADD	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
SSP2MSK	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
SSP2STAT	Feature1	PIC18F8XJ5X	1111 1111	1111 1111	uuuu uuuu	
SSP2CON1	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
SSP2CON2	Feature1	PIC18F8XJ5X	0000 0000	0000 0000	uuuu uuuu	
CMSTAT	Feature1	PIC18F8XJ5X	11	11	uu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 4: See Table 4-1 for Reset value for specific condition.

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F87J50 FAMILY) (CONTINUED)

		O 1 E 1 1 11					/ (
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:		
ECCP1AS	ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000	63, 232		
ECCP1DEL	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000	63, 232		
CCPR1H	Capture/Com	pare/PWM Re	egister 1 Hlgh	Byte		I.			xxxx xxxx	63, 232		
CCPR1L	Capture/Com	pare/PWM Re	egister 1 Low	Byte					xxxx xxxx	63, 232		
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	63, 232		
ECCP2AS	ECCP2ASE	ECCP2AS2	ECCP2AS1	ECCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	63, 232		
ECCP2DEL	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	63, 232		
CCPR2H	Capture/Com	pare/PWM Re	egister 2 High	Byte					xxxx xxxx	63, 232		
CCPR2L	Capture/Com	pare/PWM Re		xxxx xxxx	63, 232							
CCP2CON	P2M1	P2M1 P2M0 DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0										
ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000	63, 232		
ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000	63, 232		
CCPR3H	Capture/Com	Capture/Compare/PWM Register 3 High Byte										
CCPR3L	Capture/Com	Capture/Compare/PWM Register 3 Low Byte										
CCP3CON	P3M1	P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	0000 0000	63, 232		
SPBRG1	EUSART1 Ba	aud Rate Gen	erator Registe	r Low Byte		I.			0000 0000	63, 283		
RCREG1	EUSART1 Re	EUSART1 Receive Register										
TXREG1	EUSART1 Tr	ansmit Regist	er						xxxx xxxx	63, 289, 290		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	63, 289		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	63, 291		
SPBRG2	EUSART2 Ba	aud Rate Gen	erator Registe	r Low Byte					0000 0000	63, 283		
RCREG2	EUSART2 Re	eceive Registe	er						0000 0000	63, 291, 292		
TXREG2	EUSART2 Tr	ansmit Regist	er						0000 0000	63, 289, 290		
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	63, 289		
EECON2	Program Mer	mory Control F	Register 2 (not	a physical reg	gister)	•		•		63, 98		
EECON1	_	_	WPROG	FREE	WRERR	WREN	WR	_	00 x00-	63, 98		
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	1111 1111	64, 132		
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	0000 0000	64, 126		
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	0000 0000	64, 129		
IPR2	OSCFIP	CM2IP	CM1IP	USBIP	BCL1IP	LVDIP	TMR3IP	CCP2IP	1111 1111	64, 132		
PIR2	OSCFIF	CM2IF	CM1IF	USBIF	BCL1IF	LVDIF	TMR3IF	CCP2IF	0000 0000	64, 126		
PIE2	OSCFIE	CM2IE	CM1IE	USBIE	BCL1IE	LVDIE	TMR3IE	CCP2IE	0000 0000	64, 129		
IPR1	PMPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	1111 1111	64, 132		
PIR1	PMPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	64, 126		
PIE1	PMPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	64, 129		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	64, 291		
OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000 0000	64, 39		
L	l	l		montod = vo		l						

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. **Bold** indicates shared-access SFRs.

- Note 1: Bit 21 of the PC is only available in Serial Programming modes.
 - 2: Default (legacy) SFR at this address, available when WDTCON<4> = 0.
 - 3: Configuration SFR, overlaps with default SFR at this address; available only when WDTCON<4> = 1.
 - 4: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.
 - 5: The SSPxMSK registers are only accessible when SSPxCON2<3:0> = 1001.
 - 6: Alternate names and definitions for these bits when the MSSP module is operating in I²C™ Slave mode. See Section 19.4.3.2 "Address Masking Modes" for details
 - 7: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.
 - 8: The PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L register pairs share the physical registers and addresses, but have different functions determined by the module's operating mode. See **Section 11.1.2 "Data Registers"** for more information.

FIGURE 5-10: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da fffff ffff)

When a = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.

When a = 0 and f < 5Fh:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.


Note that in this mode, the correct syntax is now:


ADDWF [k], d


where 'k' is the same as 'f'.

When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.







NOTES:

TABLE 11-3: REGISTERS ASSOCIATED WITH PMP MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	61	
PIR1	PMPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	64	
PIE1	PMPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	64	
IPR1	PMPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	64	
PMCONH	PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	66	
PMCONL	CSF1	CSF1 CSF0 ALP CS2P CS1P BEP WRSP RDSP					67			
PMADDRH ⁽¹⁾ /	CS2	CS1		Parallel N	/laster Port A	ddress, Hig	gh Byte		66	
PMDOUT1H ⁽¹⁾	Parallel Port Out Data, High Byte (Buffer 1)									
PMADDRL ⁽¹⁾ /	Parallel Master Port Address, Low Byte									
PMDOUT1L ⁽¹⁾	Parallel Port Out Data, Low Byte (Buffer 0)									
PMDOUT2H			Parallel Po	rt Out Data, I	High Byte (Bu	ıffer 3)			66	
PMDOUT2L			Parallel Po	ort Out Data,	Low Byte (Bu	ffer 2)			66	
PMDIN1H			Parallel Po	ort In Data, H	igh Byte (Buf	fer 1)			66	
PMDIN1L			Parallel P	ort In Data, L	ow Byte (Buf	fer 0)			66	
PMDIN2H			Parallel Po	ort In Data, H	igh Byte (Buf	fer 3)			67	
PMDIN2L			Parallel P	ort In Data, L	ow Byte (Buf	fer 2)			67	
PMMODEH	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	67	
PMMODEL	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	67	
PMEH	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	67	
PMEL	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	67	
PMSTATH	IBF	IBOV			IB3F	IB2F	IB1F	IB0F	67	
PMSTATL	OBE	OBUF	-		OB3E	OB2E	OB1E	OB0E	67	
PADCFG1 ⁽²⁾	_	_	_	_	_	_	_	PMPTTL	62	

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: The PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L register pairs share the physical registers and addresses, but have different functions determined by the module's operating mode.

^{2:} Configuration SFR, overlaps with default SFR at this address; available only when WDTCON<4> = 1.


NOTES:

18.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 18-6.

P1A, P1B, P1C and P1D outputs are multiplexed with the port pins as described in Table 18-1, Table 18-2 and Table 18-3. The corresponding TRIS bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.

FIGURE 18-6: FULL-BRIDGE PWM OUTPUT



REGISTER 20-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0			R/W-0 R/W-0		R/W-0	R-1	R/W-0
CSRC TX9		TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-Bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit⁽¹⁾

1 = Transmit enabled

0 = Transmit disabled

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3 **SENDB:** Send Break Character bit

Asynchronous mode:

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don't care.

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 **TX9D:** 9th bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	SPEN RX9 SREN CRE		CREN	ADDEN	FERR	OERR	RX9D				
bit 7	bit 7 bit 0										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RXx/DTx and TXx/CKx pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** 9-Bit Receive Enable bit

1 = Selects 9-bit reception0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care.

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-Bit (RX9 = 1):

1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 9-Bit (RX9 = 0):

Don't care.

bit 2 **FERR:** Framing Error bit

1 = Framing error (can be updated by reading RCREGx register and receiving next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.


If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREGx register.
- If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



NOTES:

TABLE 25-1: MAPPING OF THE FLASH CONFIGURATION WORDS TO THE CONFIGURATION REGISTERS

Configuration Byte	Code Space Address	Configuration Register Address
CONFIG1L	XXXF8h	300000h
CONFIG1H	XXXF9h	300001h
CONFIG2L	XXXFAh	300002h
CONFIG2H	XXXFBh	300003h
CONFIG3L	XXXFCh	300004h
CONFIG3H	XXXFDh	300005h
CONFIG4L ⁽¹⁾	XXXFEh	300006h
CONFIG4H ⁽¹⁾	XXXFFh	300007h

Note 1: Unimplemented in PIC18F87J10 family devices.

TABLE 25-2: CONFIGURATION BITS AND DEVICE IDS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value ⁽¹⁾
300000h	CONFIG1L	DEBUG	XINST	STVREN	-	PLLDIV2	PLLDIV1	PLLDIV0	WDTEN	111- 1111
300001h	CONFIG1H	(2)	(2)	(2)	(2)	_	CP0	CPDIV1	CPDIV0	1111 -111
300002h	CONFIG2L	IESO	FCMEN	_	_	_	FOSC2	FOSC1	FOSC0	11111
300003h	CONFIG2H	(2)	(2)	(2)	(2)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111 1111
300004h	CONFIG3L	WAIT ⁽³⁾	BW ⁽³⁾	EMB1 ⁽³⁾	EMB0 ⁽³⁾	EASHFT(3)	1	_	_	1111 1
300005h	CONFIG3H	(2)	(2)	(2)	(2)	MSSPMSK	PMPMX ⁽³⁾	ECCPMX ⁽³⁾	CCP2MX	1111 1111
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxx0 0000 ⁽⁴⁾
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0100 00xx ⁽⁴⁾

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

- 3: Implemented in 80-pin devices only.
- 4: See Register 25-7 and Register 25-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

^{2:} The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

REGISTER 25-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

U-1	U-1	U-1	U-1 U-0		R/WO-1	R/WO-1	R/WO-1
_	_	_	_	_	CP0	CPDIV1	CPDIV0
bit 7							bit 0

Legend:

R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 **Unimplemented:** Maintain as '1' bit 3 **Unimplemented:** Read as '0'

bit 2 **CP0:** Code Protection bit

1 = Program memory is not code-protected0 = Program memory is code-protected

bit 1-0 CPDIV1:CPDIV0: CPU System Clock Selection bits

11 = No CPU system clock divide
10 = CPU system clock divided by 2
01 = CPU system clock divided by 3
00 = CPU system clock divided by 6

25.2 Watchdog Timer (WDT)

For PIC18F87J10 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from about 4 ms to 135 seconds (2.25 minutes depending on voltage, temperature and WDT postscaler). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - **2:** When a CLRWDT instruction is executed, the postscaler count will be cleared.


25.2.1 CONTROL REGISTER

The WDTCON register (Register 25-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation. This allows software to override the WDTEN Configuration bit and enable the WDT only if it has been disabled by the Configuration bit.

The ADSHR bit selects which SFRs currently are selected and accessible. For additional details, see Section 5.3.5.1 "Shared Address SFRs".

LVDSTAT is a read-only status bit that is continuously updated and provides information about the current level of VDDCORE. This bit is only valid when the on-chip voltage regulator is enabled.

FIGURE 25-1: WDT BLOCK DIAGRAM



BTFSC		Bit Test File, Skip if Clear		BTFS	ss	Bit Test File, Skip if Set				
Syntax:		BTFSC f, b	{,a}		Synta	IX:	BTFSS f, b {	,a}		
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Opera	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	0 ≤ b < 7		
Operation:		skip if (f)	= 0		Opera	ation:	skip if (f) = 1			
Status Affe	ected:	None			Statu	s Affected:	None			
Encoding:		1011	bbba ff	ff ffff	Enco	ding:	1010	ff ffff		
Description	n:	instruction is the next instruction current instru and a NOP is	gister 'f' is '0', skipped. If bit ruction fetched action execution execution executed installed instruction.	'b' is '0', then I during the on is discarded ead, making	Desc	ription:	instruction is the next instruction current instruction and a NOP is	gister 'f' is '1', to skipped. If bit ruction fetched uction execution execution executed instruction.	'b' is '1', then during the in is discarded ead, making	
		•	BSR is used to	k is selected. If a select the				BSR is used to	is selected. If select the	
		is enabled, the Indexed Lite whenever f ≤ Section 26.2 Bit-Oriented	d the extended his instruction ral Offset Addr 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d	ressing mode ented and in Indexed			set is enable Indexed Lite whenever f ≤ Section 26.2 Bit-Oriented	d the extended d, this instructional Offset Address 95 (5Fh). See 2.3 "Byte-Oried Instructions et Mode" for details instructions of the set Mode.	on operates in essing mode ented and in Indexed	
Words:		1			Word	s:	1			
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.			Cycle	es:		ycles if skip and a 2-word instru		
Q Cycle A	Activity:				Q Cy	cle Activity:				
	Q1	Q2	Q3	Q4	,	Q1	Q2	Q3	Q4	
De	ecode	Read	Process	No		Decode	Read	Process	No	
lf skip:		register 'f'	Data	operation	lf ski	n:	register 'f'	Data	operation	
ιι δκιμ.	Q1	Q2	Q3	Q4	11 241	ρ. Q1	Q2	Q3	Q4	
	No	No	No	No		No	No	No	No	
оре	eration	operation	operation	operation		operation	operation	operation	operation	
If skip and	d followed	l by 2-word ins	truction:		lf ski	p and followed	by 2-word ins	truction:		
	Q1	Q2	Q3	Q4	ĺ	Q1	Q2	Q3	Q4	
	No eration	No operation	No operation	No operation		No operation	No operation	No operation	No operation	
	No	No	No	No		No	No	No	No	
	eration	operation	operation	operation		operation	operation	operation	operation	
Example:		HERE BI FALSE : TRUE :	FSC FLAG	G, 1, 0	Exam	ıple:	HERE BIFALSE :	rfss flag	, 1, 0	
After	re Instruct PC Instructio If FLAG<' PC If FLAG<' PC	= add n 1> = 0; = add 1> = 1;	ress (HERE) ress (TRUE) ress (FALSE)		Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	tion = add n 1> = 0; = add 1> = 1;	ress (HERE) ress (FALSE) ress (TRUE))	

TOCKI

TO

TABLE 28-14: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

IADLL	20-14. 1	INILITO AND	IIIVILIXI LXIL	MIAL CLOCK	REQUIREMEN	113		
Param No.	Symbol		Characteristic			Max	Units	Conditions
40	Тт0Н	T0CKI High Pulse Width		No prescaler	0.5 Tcy + 20	 	ns	
				With prescaler	10	_	ns	
41	TT0L	T0CKI Low Pulse Width		No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
42	Тт0Р	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Тт1Н	T13CKI High Time	Synchronous, no prescaler		0.5 Tcy + 20	_	ns	
			Synchronous, with prescaler		10	_	ns	
			Asynchronous		30	_	ns	
46	TT1L	T13CKI Low Time	Synchronous, no prescaler		0.5 Tcy + 5	_	ns	
			Synchronous, with prescaler		10	_	ns	
			Asynchronous		30	_	ns	
47	Тт1Р	T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	FT1	T13CKI Oscill	ator Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from External T13CKI Clock Edge to Timer Increment			2 Tosc	7 Tosc	_	

Unexpected Termination 106 WFSNZ 518	Writing	103	Indirect Addressing	91
## Write Verify	· ·		INFSN7	387
FSCM. See Fail-Safe Clock Monitor.	•			
GOTO 366 Clocking Scheme 7.7 GOTO 366 Instruction Set 366 H				
GOTO 366 Instruction Set	1 COM. CCC 1 all Calc Clock Monitor.			
H Hardware Multiplier 8 x 8 Multiplication Algorithms 119 8 x 8 Multiplication Algorithms 119 9 ADDWFC 377 ADDWF 378 ADDWFC 379 ADDWFC 379 ADDWFC 370 ADDWFC 370 ADDWFC 370 ADDWFC 370 ADDWFC 371 ADDWFC 371 ADDWFC 371 ADDWFC 371 ADDWFC 372 ANDWF 372 ANDWF 373 ANDWF 373 ANDWF 374 ANDWF 375 BCF 376 ANDWF 377 BN 376 BCF 377 BN 377 BN 378 BNN 377 BNN 377 BNN 378 BNN 377 BNN 377 BNN 377 BNN 378 BNN 377 BNN 377 BNN 377 BNN 377 BNN 377 BNN 377 BNN 378 BNN 377 BNN 377 BNN 378 BNV 378 BNV 377 BNN 378 BNV 377 BNN 378 BNV 377 BNN 378 BNV 377 BNN 378 BNN 378 BNN 378 BNV 377 BNN 378 BNN 378 BNV 378 BNN 378 BNV 378 BNN 378 BNV 378	G			
## ADDLW 37 Hardware Multiplier 119 8 x 8 Multiplication Algorithms 119 Operation 119 Operation 119 Operation 119 Performance Comparison (table) 137 Performance Comparison (table) 138 Performance Comparison (table) 139 Performance Comparison (table)	COTO	386		
Hardware Multiplied	0010			
Hardware Multiplier	Н			
8 x Multiplication Algorithms	Hardware Multiplier	110		
Operation				
Performance Comparison (table)				
BC 377	•			
BCP	Performance Companson (table)	119		
I/O Ports	1			
Input Pull-up Configuration	VO Porto	127		
Open-Drain Outputs 138 BINN 377 Pin Capabilities 137 BNOV 377 TTL Input Buffer Option 138 BNZ 377 Acknowledge Sequence Timing 272 BRA 377 Associated Registers 278 BSF 377 Associated Registers 276 BSF (Indexed Literal Offset Mode) 413 Bsu Collision BTSC 378 During a Repeated Start Condition 276 BTFSS 377 During a Stop Condition 277 BTG 378 Clock Arbitration 266 BZ 380 Clock Arbitration 268 BZ 380 10-Bit Slave Receive Mode (SEN = 1) 258 CALL 388 10-Bit Slave Receive Mode (SEN = 1) 258 CLRF 381 7-Bit Slave Transmit Mode 258 CLRF 383 7-Bit Slave Transmit Mode 258 CPFSEG 386 Clock Synchronization and the CKP bit 259 CPFSEG 386 Clock Synchroniz				
Pin Capabilities			BNC	375
TTL Input Buffer Option	·		BNN	375
I²C Mode (MSSP) BOV 375 Acknowledge Sequence Timing 272 BRA 377 Associated Registers 278 BSF 377 Bau CRate Generator 265 BSF (Indexed Literal Offset Mode) 411 Bus Collision 276 BTFSC 377 During a Repeated Start Condition 276 BTFSS 37 Clock Arbitration 266 BZ 37 Clock Stretching 258 CALL 386 10-Bit Slave Receive Mode (SEN = 1) 258 CLRF 38 10-Bit Slave Transmit Mode 258 CLRWDT 38 7-Bit Slave Transmit Mode 258 CPFSGT 38 Clock Synchronization and the CKP bit 259 CPFSGT 38 Effects of a Reset 273 CPFSLT 38 General Call Address Support 262 DAW 38 Abster Mode 263 DCFS 38 Repeated Start Condition Timing 268 Extended Instructions 40 Repeated Start Co	•		BNOV	376
Asknowledge Sequence Timing 278 Associated Registers 278 Baud Rate Generator 265 Bas Collision 276 Bus Collision 276 During a Repeated Start Condition 276 During a Repeated Start Condition 277 During a Stop Condition 277 Clock Arbitration 266 Clock Stretching 258 Clock Stretching 361 Clock Stretching 258 Clock Stretching 361 Clock Stretching 3		138	BNZ	376
Baud Rate Generator			BOV	379
Baud Rate Generator 265 BSF (Indexed Literal Offset Mode) 415 Bus Collision BTFSC 376 During a Stop Condition 277 BTG 377 Clock Arbitration 266 BZ 388 Clock Stretching 258 CALL 388 10-Bit Slave Receive Mode (SEN = 1) 258 CLRF 38 10-Bit Slave Transmit Mode 258 CLRWDT 38 7-Bit Slave Prosensmit Mode 258 CDMF 38 7-Bit Slave Receive Mode (SEN = 1) 258 CDMF 38 7-Bit Slave Receive Mode (SEN = 2) 258 CDMF 38 Clock Synchronization and the CKP bit 259 CPFSGT 38 Effects of a Reset 273 CPFSLT 38 Effects of a Reset with Market Mode 263 DECF 38 Abuset Mode 263 DECF 38 Aperation 264 DECFSZ 38 Reception 264 DECFSZ 38 Start Condition Timing <td< td=""><td></td><td></td><td>BRA</td><td> 377</td></td<>			BRA	377
Bus Collision			BSF	377
Bus Collision		265	BSF (Indexed Literal Offset Mode)	413
During a Stop Condition 277 BTG 375 Clock Arbitration 266 BZ 386 Clock Stretching 258 CALL 386 10-Bit Slave Receive Mode (SEN = 1) 258 CLRF 381 10-Bit Slave Transmit Mode 258 CLRWDT 381 7-Bit Slave Transmit Mode 258 CDMF 382 7-Bit Slave Transmit Mode 258 CPFSEQ 382 Clock Synchronization and the CKP bit 259 CPFSEQ 382 Effects of a Reset 273 CPFSLT 383 General Call Address Support 262 DAW 384 I²C Clock Rate w/BRG 265 DCFSNZ 388 Master Mode 263 DECF 384 Reception 264 DECFSZ 384 Reception 269 Extended Instructions 407 Transmission 269 Lixended Instructions 412 Multi-Master Communication, Bus Collision and Arbitration 409 Use with MPLAB IDE Tools 411 <td></td> <td></td> <td></td> <td></td>				
Clock Arbitration	• •		BTFSS	378
Clock Stretching			BTG	379
Clock Stretching	Clock Arbitration	266		
10-Bit Slave Receive Mode (SEN = 1) 258 10-Bit Slave Transmit Mode 258 7-Bit Slave Receive Mode (SEN = 1) 258 COMF 388 7-Bit Slave Receive Mode (SEN = 1) 258 COMF 388 7-Bit Slave Transmit Mode 258 Clock Synchronization and the CKP bit 259 Effects of a Reset 273 Clock Synchronization and the CKP bit 259 Effects of a Reset 273 General Call Address Support 262 DAW 388 I²C Clock Rate wBRG 265 DCFSNZ 388 Master Mode 263 Operation 264 Operation 264 Reception 264 Reception 268 Repeated Start Condition Timing 268 Start Condition Timing 268 Start Condition Timing 269 Multi-Master Communication, Bus Collision and Arbitration 273 Multi-Master Mode 273 Multi-Master Mode 273 Operation 248 Read/Write Bit Information (RW Bit) 248, 251 Registers 243 Serial Clock (RC3/SCKx/SCLx) 251 Slave Mode 248 Addressing 249 Addressin	Clock Stretching	258		
10-Bit Slave Transmit Mode	10-Bit Slave Receive Mode (SEN = 1)	258		
7-Bit Slave Receive Mode (SEN = 1)	10-Bit Slave Transmit Mode	258		
7-Bit Slave Transmit Mode 258 Clock Synchronization and the CKP bit 259 Effects of a Reset 273 CPFSLT 383 General Call Address Support 262 I²C Clock Rate w/BRG 265 DAW 384 I²C Clock Rate w/BRG 265 DASW 384 Operation 264 Operation 264 Reception 268 Reception 268 Reception 267 Repeated Start Condition Timing 268 Start Condition Timing 267 Transmission 269 Multi-Master Communication, Bus Collision and Arbitration 273 Multi-Master Mode 273 Multi-Master Mode 273 Multi-Master Mode 273 Nulti-Master Mode 273 Read/Write Bit Information (R/W Bit) 248, 251 Registers 243 Serial Clock (RC3/SCKx/SCLx) 251 Slave Mode 248 Addressing 348 Addressing 348 Addressing Masking Modes F-Bit 250 Addressing 348 NOVF 386 Slave Mode 273 Sloce Addressing 394 Reception 251 Reception 251 Reception 251 Reception 273 Reception 393 Reception 394 Recep	7-Bit Slave Receive Mode (SEN = 1)	258		
Clock Synchronization and the CKP bit 259	7-Bit Slave Transmit Mode	258		
Effects of a Reset 273 CPFSLT 383 General Call Address Support 262 DAW 384 J°C Clock Rate w/BRG 265 DCFSNZ 385 Master Mode 263 DECF 384 Operation 264 DECFSZ 385 Reception 269 Extended Instructions 407 Repeated Start Condition Timing 268 Considerations when Enabling 412 Start Condition Timing 267 Syntax 407 Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration GOTO 386 GOTO 386 GOTO 386 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 2	Clock Synchronization and the CKP bit	259		
General Call Address Support 262 265				
1 ² C Clock Rate w/BRG	General Call Address Support	262		
Master Mode 263 DECF 384 Operation 264 DECFSZ 388 Reception 269 Extended Instructions 407 Repeated Start Condition Timing 268 Considerations when Enabling 412 Start Condition Timing 267 Syntax 407 Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration General Format 367 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 248 LFSR 386 Addressing 248 MOVF 388 Addressing Masking Modes MOVF 389 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW				
Operation 264 DECFSZ 385 Reception 269 Extended Instructions 407 Repeated Start Condition Timing 268 Considerations when Enabling 412 Start Condition Timing 267 Syntax 407 Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration General Format 367 Multi-Master Mode 273 GOTO 386 Operation 248 INCF 386 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 248 LFSR 386 Addressing 248 MOVF 388 Addressing Masking Modes MOVFF 399 5-Bit 249 MOVLB 390 Reception 251 MOVWF 391 Transmission 251 MOVWF	Master Mode	263		
Reception 269 Extended Instructions 407 Repeated Start Condition Timing 268 Considerations when Enabling 412 Start Condition Timing 267 Syntax 407 Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration 273 GOTO 386 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 388 Addressing 248 LFSR 386 Addressing Masking Modes MOVF 386 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 394 Transmission 251 MULWF 392 Sleep Operation 273 M	Operation	264		
Repeated Start Condition Timing				
Start Condition Timing 267 Syntax 407 Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration General Format 367 Multi-Master Mode 273 GOTO 386 Operation 248 INCF 386 Coperation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 381 Registers 243 IORLW 386 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 388 Addressing 248 LFSR 38 Addressing Masking Modes MOVF 385 4 Addressing Masking Modes MOVF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULW 392 Sleep Operation 273 MULWF 392 INCF	•			
Transmission 269 Use with MPLAB IDE Tools 414 Multi-Master Communication, Bus Collision and Arbitration 273 GOTO 386 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 386 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 248 LFSR 38 Addressing 248 MOVF 386 Addressing Masking Modes MOVFF 386 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 392 Sleep Operation 251 MULLW 392 Stop Condition Timing 272 NEGF 393 INCFSZ 386 NOP 392 INCFSZ 387 Opcode Field Descriptions 366				
Multi-Master Communication, Bus Collision and Arbitration General Format 367 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 386 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 248 LFSR 38 Addressing 248 MOVF 386 Addressing Masking Modes MOVF 386 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Sleep Operation 251 MULWF 392 Stop Condition Timing 272 NEGF 393 INCFSZ 387 Opcode Field Descriptions 366 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 <	S S			
tion 273 GOTO 386 Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 386 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Addressing 484 LFSR 386 Addressing Masking Modes 40VFF 386 Addressing Masking Modes 5-Bit 249 MOVLB 390 T-Bit 250 MOVLW 391 Transmission 251 MOVWF 390 Reception 251 MOVWF 391 Transmission 251 MULLW 390 Sleep Operation 273 MULWF 392 Slop Condition Timing 272 NEGF 393 INCF 386 NOP 393 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 395				
Multi-Master Mode 273 INCF 386 Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 38 Slave Mode 248 LFSR 38 Addressing 248 MOVF 38 Addressing Masking Modes MOVFF 39 5-Bit 249 MOVLB 39 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 393 Stop Condition Timing 272 NEGF 393 INCFSZ 386 NOP 393 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing				
Operation 248 INCFSZ 387 Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 386 Slave Mode 248 LFSR 38 Addressing 248 MOVF 386 Addressing Masking Modes MOVFF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing 412 RESET 395				
Read/Write Bit Information (R/W Bit) 248, 251 INFSNZ 387 Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 388 Slave Mode 248 LFSR 389 Addressing 248 MOVF 389 Addressing Masking Modes MOVFF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396				
Registers 243 IORLW 388 Serial Clock (RC3/SCKx/SCLx) 251 IORWF 388 Slave Mode 248 LFSR 389 Addressing 248 MOVF 389 Addressing Masking Modes MOVFF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MOVWF 392 Sleep Operation 273 MULLW 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396				
Serial Clock (RC3/SCKx/SCLx) 251 IORWF 388 Slave Mode 248 LFSR 388 Addressing 248 MOVF 388 Addressing Masking Modes MOVF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396	,			
Slave Mode 248 LFSR 388 Addressing 248 MOVF 388 Addressing Masking Modes MOVFF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396	•			
Addressing 248 MOVF 388 Addressing Masking Modes MOVFF 390 5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 393 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396				
Addressing Masking Modes 5-Bit				
5-Bit 249 MOVLB 390 7-Bit 250 MOVLW 391 Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing RCALL 395 and Standard PIC18 Instructions 412 RESET 396	<u> </u>	240		
7-Bit 250 MOVLW 39 Reception 251 MOVWF 39 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 395 INCFSZ 387 Opcode Field Descriptions 366 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 340 In-Circuit Serial Programming (ICSP) 349, 364 POP 392 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 Indexed Literal Offset Mode		0.40	MOVFF	390
Reception 251 MOVWF 391 Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 396			MOVLB	390
Transmission 251 MULLW 392 Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 392 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 396			MOVLW	391
Sleep Operation 273 MULWF 392 Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 392 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 396	•		MOVWF	391
Stop Condition Timing 272 NEGF 393 INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 392 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 396 Indexed Literal Offset Mode 412 RESET 396			MULLW	392
INCF 386 NOP 393 INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 394 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 394 Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 396 Indexed Literal Offset Mode 412 RESET 396	• •		MULWF	392
INCFSZ 387 Opcode Field Descriptions 366 In-Circuit Debugger 364 POP 392 In-Circuit Serial Programming (ICSP) 349, 364 PUSH 392 Indexed Literal Offset Addressing and Standard PIC18 Instructions RCALL 398 Indexed Literal Offset Mode 412 RESET 398			NEGF	393
In-Circuit Debugger			NOP	393
In-Circuit Debugger			Opcode Field Descriptions	366
In-Circuit Serial Programming (ICSP)				
Indexed Literal Offset Addressing and Standard PIC18 Instructions 412 RESET 395		349, 364	PUSH	394
and Standard PIC18 Instructions	· · · · · · · · · · · · · · · · · · ·			
Indexed Literal Offset Mode			RESET	395
	Indexed Literal Offset Mode	412	RETFIE	396

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

lo:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	• •	
		<u> </u>
۸nn	Telephone: () · lication (optional):	FAX: ()
	uld you like a reply?YN	
Dev	ice: PIC18F87J50 Family	Literature Number: DS39775C
Que	estions:	
1.	What are the best features of this docu	iment?
•		
2.	How does this document meet your ha	rdware and software development needs?
3.	Do you find the organization of this do	cument easy to follow? If not, why?
,		
4.	What additions to the document do you	u think would enhance the structure and subject?
,		
5.	What deletions from the document cou	lld be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading info	ormation (what and where)?
7.	How would you improve this document	?