


Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?



"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 120MHz                                                                                                                                                      |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB, USB OTG                                                                                                       |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                                   |
| Number of I/O              | 40                                                                                                                                                          |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 128K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                |
| Data Converters            | A/D 22x16b; D/A 2x12b                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 64-LFBGA                                                                                                                                                    |
| Supplier Device Package    | 64-MAPBGA (5x5)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk22fn512vmp12">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk22fn512vmp12</a> |

## A/D Converter (Max eight channels)

### [12-bit A/D Converter]

- Successive Approximation type
  - Conversion time: 0.8  $\mu$ s @ 5 V
  - Priority conversion available (priority at 2 levels)
  - Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

### D/A Converter (Max one channel)

- R-2R type
- 10-bit resolution

### Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

### General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
  - Capable of reading pin level directly
  - Built-in the port relocate function
  - Up to 51 high-speed general-purpose I/O Ports @ 64 pin Package
  - Some ports are 5V tolerant
- See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.

### Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

## Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer  $\times$  3 ch.
  - Input capture  $\times$  3 ch.
  - Output compare  $\times$  6 ch.
  - A/D activation compare  $\times$  1 ch.
  - Waveform generator  $\times$  3 ch.
  - 16-bit PPG timer  $\times$  3 ch.
- IGBT mode is contained

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

### Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

### External Interrupt Controller Unit

- Up to 19 external interrupt input pins @ 64 pin Package
- Include one non-maskable interrupt (NMI) input pin

### Watchdog Timer (Two channels)


A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

The Hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the Hardware watchdog is active in any low-power consumption modes except RTC, Stop modes.

### 3. Pin Assignment

#### LQD064/ LQG064



**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

## 4. List of Pin Functions

### List of pin numbers

The number after the underscore (" \_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin No            |         |                   | Pin Name             | I/O circuit type | Pin state type |
|-------------------|---------|-------------------|----------------------|------------------|----------------|
| LQFP-64<br>QFN-64 | LQFP-52 | LQFP-48<br>QFN-48 |                      |                  |                |
| 1                 | 1       | 1                 | VCC                  | -                |                |
| 2                 | 2       | 2                 | P50                  | H*1              | K              |
|                   |         |                   | INT00_0              |                  |                |
|                   |         |                   | SIN3_1               |                  |                |
| 3                 | 3       | 3                 | P51                  | H*2              | K              |
|                   |         |                   | INT01_0              |                  |                |
|                   |         |                   | SOT3_1<br>(SDA3_1)   |                  |                |
| 4                 | 4       | 4                 | P52                  | H*2              | K              |
|                   |         |                   | INT02_0              |                  |                |
|                   |         |                   | SCK3_1<br>(SCL3_1)   |                  |                |
| 5                 | -       | -                 | P30                  | E                | K              |
|                   |         |                   | TIOB0_1              |                  |                |
|                   |         |                   | INT03_2              |                  |                |
| 6                 | -       | -                 | P31                  | E                | K              |
|                   |         |                   | TIOB1_1              |                  |                |
|                   |         |                   | INT04_2              |                  |                |
| 7                 | -       | -                 | P32                  | E                | K              |
|                   |         |                   | TIOB2_1              |                  |                |
|                   |         |                   | INT05_2              |                  |                |
| 8                 | -       | -                 | P33                  | E                | K              |
|                   |         |                   | INT04_0              |                  |                |
|                   |         |                   | TIOB3_1              |                  |                |
|                   |         |                   | ADTG_6               |                  |                |
| 9                 | 6       | 5                 | P39                  | E                | K              |
|                   |         |                   | DTTI0X_0             |                  |                |
|                   |         |                   | INT06_0              |                  |                |
|                   |         |                   | ADTG_2               |                  |                |
| 10                | 7       | 6                 | P3A                  | G                | K              |
|                   |         |                   | RTO00_0<br>(PPG00_0) |                  |                |
|                   |         |                   | TIOA0_1              |                  |                |
|                   |         |                   | INT07_0              |                  |                |
|                   |         |                   | SUBOUT_2             |                  |                |
|                   |         |                   | RTCCO_2              |                  |                |
| 11                | 8       | 7                 | P3B                  | G                | J              |
|                   |         |                   | RTO01_0<br>(PPG00_0) |                  |                |
|                   |         |                   | TIOA1_1              |                  |                |

| Pin No            |         |                   | Pin Name             | I/O circuit type | Pin state type |
|-------------------|---------|-------------------|----------------------|------------------|----------------|
| LQFP-64<br>QFN-64 | LQFP-52 | LQFP-48<br>QFN-48 |                      |                  |                |
| 12                | 9       | 8                 | P3C                  | G                | K              |
|                   |         |                   | RTO02_0<br>(PPG02_0) |                  |                |
|                   |         |                   | TIOA2_1              |                  |                |
|                   |         |                   | INT18_2              |                  |                |
| 13                | 10      | 9                 | P3D                  | G                | J              |
|                   |         |                   | RTO03_0<br>(PPG02_0) |                  |                |
|                   |         |                   | TIOA3_1              |                  |                |
| 14                | 11      | 10                | P3E                  | G                | K              |
|                   |         |                   | RTO04_0<br>(PPG04_0) |                  |                |
|                   |         |                   | TIOA4_1              |                  |                |
|                   |         |                   | INT19_2              |                  |                |
| 15                | 12      | 11                | P3F                  | G                | J              |
|                   |         |                   | RTO05_0<br>(PPG04_0) |                  |                |
|                   |         |                   | TIOA5_1              |                  |                |
| 16                | 13      | 12                | VSS                  | -                |                |
| 17                | 14      | 13                | C                    | -                |                |
| 18                | 15      | 14                | VCC                  | -                |                |
| 19                | 16      | 15                | P46                  | D                | F              |
|                   |         |                   | X0A                  |                  |                |
| 20                | 17      | 16                | P47                  | D                | G              |
|                   |         |                   | X1A                  |                  |                |
| 21                | 18      | 17                | INITX                | B                | C              |
| 22                | 19      | 18                | P49                  | K                | K              |
|                   |         |                   | TIOB0_0              |                  |                |
|                   |         |                   | INT20_1              |                  |                |
|                   |         |                   | DA0_0                |                  |                |
|                   | -       | -                 | SOT3_2<br>(SDA3_2)   |                  |                |
| 23                | 20      | 19                | P4A                  | E                | K              |
|                   |         |                   | TIOB1_0              |                  |                |
|                   |         |                   | INT21_1              |                  |                |
|                   | -       | -                 | SCK3_2<br>(SCL3_2)   |                  |                |
| 24                | -       | -                 | P4B                  | E                | K              |
|                   |         |                   | TIOB2_0              |                  |                |
|                   |         |                   | INT22_1              |                  |                |
|                   |         |                   | IGTRG_0              |                  |                |
| 25                | -       | -                 | P4C                  | E                | K              |
|                   |         |                   | TIOB3_0              |                  |                |
|                   |         |                   | INT12_0              |                  |                |
| 26                | -       | -                 | P4D                  | E                | K              |
|                   |         |                   | TIOB4_0              |                  |                |
|                   |         |                   | INT13_0              |                  |                |



| Pin No            |         |                   | Pin Name           | I/O circuit type | Pin state type |
|-------------------|---------|-------------------|--------------------|------------------|----------------|
| LQFP-64<br>QFN-64 | LQFP-52 | LQFP-48<br>QFN-48 |                    |                  |                |
| 46                | 37      | 34                | P23                | I*2              | M              |
|                   |         |                   | AN12               |                  |                |
|                   |         |                   | SCK0_0<br>(SCL0_0) |                  |                |
|                   |         |                   | TIOA7_1            |                  |                |
| 47                | 38      | 35                | P22                | I*2              | M              |
|                   |         |                   | AN13               |                  |                |
|                   |         |                   | SOT0_0<br>(SDA0_0) |                  |                |
|                   |         |                   | TIOB7_1            |                  |                |
| 48                | 39      | 36                | P21                | I*1              | M              |
|                   |         |                   | AN14               |                  |                |
|                   |         |                   | SIN0_0             |                  |                |
|                   |         |                   | INT06_1            |                  |                |
| 49                | 41      | 37                | P00                | E                | I              |
|                   |         |                   | TRSTX              |                  |                |
| 50                | 42      | 38                | P01                | E                | I              |
|                   |         |                   | TCK                |                  |                |
|                   |         |                   | SWCLK              |                  |                |
| 51                | 43      | 39                | P02                | E                | I              |
|                   |         |                   | TDI                |                  |                |
| 52                | 44      | 40                | P03                | E                | I              |
|                   |         |                   | TMS                |                  |                |
|                   |         |                   | SWDIO              |                  |                |
| 53                | 45      | 41                | P04                | E                | I              |
|                   |         |                   | TDO                |                  |                |
|                   |         |                   | SWO                |                  |                |
| 54                | -       | -                 | P0A                | E                | K              |
|                   |         |                   | INT00_2            |                  |                |
| 55                | -       | -                 | P0B                | E                | K              |
|                   |         |                   | TIOB6_1            |                  |                |
|                   |         |                   | INT18_0            |                  |                |
| 56                | -       | -                 | P0C                | E                | K              |
|                   |         |                   | TIOA6_1            |                  |                |
|                   |         |                   | INT19_0            |                  |                |
| 57                | 46      | 42                | P0F                | E                | H              |
|                   |         |                   | NMIX               |                  |                |
|                   |         |                   | SUBOUT_0           |                  |                |
|                   |         |                   | CROUT_1            |                  |                |
|                   |         |                   | RTCCO_0            |                  |                |
| 58                | -       | -                 | P62                | E                | J              |
|                   |         |                   | SCK5_0<br>(SCL5_0) |                  |                |
|                   |         |                   | ADTG_3             |                  |                |

| Pin function            | Pin name             | Function description                                                                                                                                                                                          | Pin No            |         |                   |
|-------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|---------|-------------------|
|                         |                      |                                                                                                                                                                                                               | LQFP-64<br>QFN-64 | LQFP-52 | LQFP-48<br>QFN-48 |
| Multi-function Serial 5 | SIN5_0               | Multi-function serial interface ch.5 input pin                                                                                                                                                                | 60                | 48      | 44                |
|                         | SOT5_0<br>(SDA5_0)   | Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4). | 59                | 47      | 43                |
|                         | SCK5_0<br>(SCL5_0)   | Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).             | 58                | -       | -                 |
| Multi-function Timer 0  | DTT10X_0             | Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0.                                                                                                               | 9                 | 6       | 5                 |
|                         | DTT10X_2             |                                                                                                                                                                                                               | 59                | 47      | 43                |
|                         | FRCK0_2              | 16-bit free-run timer ch.0 external clock input pin                                                                                                                                                           | 35                | 28      | 26                |
|                         | IC00_2               | 16-bit input capture input pin of Multi-function timer 0.<br>ICxx describes channel number.                                                                                                                   | 36                | 29      | 27                |
|                         | IC02_2               |                                                                                                                                                                                                               | 38                | 31      | 29                |
|                         | IC03_2               |                                                                                                                                                                                                               | 39                | 32      | 30                |
|                         | RTO00_0<br>(PPG00_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.                                                                                      | 10                | 7       | 6                 |
|                         | RTO01_0<br>(PPG00_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.                                                                                      | 11                | 8       | 7                 |
|                         | RTO02_0<br>(PPG02_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.                                                                                      | 12                | 9       | 8                 |
|                         | RTO03_0<br>(PPG02_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.                                                                                      | 13                | 10      | 9                 |
|                         | RTO04_0<br>(PPG04_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.                                                                                      | 14                | 11      | 10                |
|                         | RTO05_0<br>(PPG04_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.                                                                                      | 15                | 12      | 11                |
|                         | IGTRG_0              | PPG IGBT mode external trigger input pin                                                                                                                                                                      | 24                | -       | -                 |
|                         | IGTRG_1              |                                                                                                                                                                                                               | 60                | 48      | 44                |

| Pin function    | Pin name | Function description                                                                                                             | Pin No            |         |                   |
|-----------------|----------|----------------------------------------------------------------------------------------------------------------------------------|-------------------|---------|-------------------|
|                 |          |                                                                                                                                  | LQFP-64<br>QFN-64 | LQFP-52 | LQFP-48<br>QFN-48 |
| CAN             | TX1_2    | CAN interface TX output pin                                                                                                      | 36                | 29      | 27                |
|                 | RX1_2    | CAN interface RX input pin                                                                                                       | 35                | 28      | 26                |
| Real-time clock | RTCCO_0  | 0.5 seconds pulse output pin of Real-time clock                                                                                  | 57                | 46      | 42                |
|                 | RTCCO_2  |                                                                                                                                  | 10                | 7       | 6                 |
|                 | SUBOUT_0 | Sub clock output pin                                                                                                             | 57                | 46      | 42                |
|                 | SUBOUT_2 |                                                                                                                                  | 10                | 7       | 6                 |
| DAC             | DA0_0    | D/A converter ch.0 analog output pin                                                                                             | 22                | 19      | 18                |
| RESET           | INITX    | External Reset Input pin.<br>A reset is valid when INITX="L".                                                                    | 21                | 18      | 17                |
| Mode            | MD0      | Mode 0 pin.<br>During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input. | 29                | 23      | 21                |
|                 | MD1      | Mode 1 pin.<br>During serial programming to Flash memory, MD1="L" must be input.                                                 | 28                | 22      | 20                |
| Power           | VCC      | Power supply Pin                                                                                                                 | 1                 | 1       | 1                 |
|                 |          |                                                                                                                                  | 18                | 15      | 14                |
|                 |          |                                                                                                                                  | 33                | -       | -                 |
| GND             | VSS      | GND Pin                                                                                                                          | 16                | 13      | 12                |
|                 |          |                                                                                                                                  | 32                | 26      | 24                |
|                 |          |                                                                                                                                  | 64                | 52      | 48                |
| Clock           | X0       | Main clock (oscillation) input pin                                                                                               | 30                | 24      | 22                |
|                 | X0A      | Sub clock (oscillation) input pin                                                                                                | 19                | 16      | 15                |
|                 | X1       | Main clock (oscillation) I/O pin                                                                                                 | 31                | 25      | 23                |
|                 | X1A      | Sub clock (oscillation) I/O pin                                                                                                  | 20                | 17      | 16                |
|                 | CROUT_1  | Built-in high-speed CR-osc clock output port                                                                                     | 57                | 46      | 42                |
| Analog Power    | AVCC     | A/D converter and D/A converter analog power supply pin                                                                          | 41                | 33      | 31                |
|                 | AVRH     | A/D converter analog reference voltage input pin                                                                                 | 42                | 34      | 32                |
| Analog GND      | AVSS     | A/D converter and D/A converter GND pin                                                                                          | 37                | 30      | 28                |
|                 | AVRL     | A/D converter analog reference voltage input pin                                                                                 | 43                | 35      | 33                |
| C pin           | C        | Power supply stabilization capacity pin                                                                                          | 17                | 14      | 13                |

**Note:**

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.


| Type | Circuit                                                                            | Remarks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------|------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| G    |   | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 50 kΩ</li> <li>• <math>I_{OH} = -12 \text{ mA}</math>, <math>I_{OL} = 12 \text{ mA}</math></li> <li>• +B input is available</li> </ul>                                                                                                                                                                |
| H    |  | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• 5 V tolerant</li> <li>• With pull-up resistor control</li> <li>• With standby mode control</li> <li>• Pull-up resistor : Approximately 50 kΩ</li> <li>• <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>• Available to control PZR registers. Only P51, P52.</li> <li>• When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul> |

## 9. Memory Size

See Memory size in Product Lineup to confirm the memory size.

## 10. Memory Map

### Memory Map (1)



## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ **INITX=0**

This is the period when the INITX pin is the L level.

■ **INITX=1**

This is the period when the INITX pin is the H level.

■ **SPL=0**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

■ **SPL=1**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

■ **Input enabled**

Indicates that the input function can be used.

■ **Internal input fixed at 0**

This is the status that the input function cannot be used. Internal input is fixed at L.

■ **Hi-Z**

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ **Setting disabled**

Indicates that the setting is disabled.

■ **Maintain previous state**

Maintains the state that was immediately prior to entering the current mode.  
If a built-in peripheral function is operating, the output follows the peripheral function.  
If the pin is being used as a port, that output is maintained.

■ **Analog input is enabled**

Indicates that the analog input is enabled.

## 12. Electrical Characteristics

### 12.1 Absolute Maximum Ratings

| Parameter                              | Symbol             | Rating         |                                    | Unit | Remarks      |
|----------------------------------------|--------------------|----------------|------------------------------------|------|--------------|
|                                        |                    | Min            | Max                                |      |              |
| Power supply voltage*1, *2             | $V_{CC}$           | $V_{SS} - 0.5$ | $V_{SS} + 6.5$                     | V    |              |
| Analog power supply voltage*1, *3      | $AV_{CC}$          | $V_{SS} - 0.5$ | $V_{SS} + 6.5$                     | V    |              |
| Analog reference voltage*1, *3         | $AVRH$             | $V_{SS} - 0.5$ | $V_{SS} + 6.5$                     | V    |              |
| Input voltage*1                        | $V_I$              | $V_{SS} - 0.5$ | $V_{CC} + 0.5$<br>( $\leq 6.5$ V)  | V    |              |
|                                        |                    | $V_{SS} - 0.5$ | $V_{SS} + 6.5$                     | V    | 5 V tolerant |
| Analog pin input voltage*1             | $V_{IA}$           | $V_{SS} - 0.5$ | $AV_{CC} + 0.5$<br>( $\leq 6.5$ V) | V    |              |
| Output voltage*1                       | $V_O$              | $V_{SS} - 0.5$ | $V_{CC} + 0.5$<br>( $\leq 6.5$ V)  | V    |              |
| Clamp maximum current                  | $I_{CLAMP}$        | -2             | +2                                 | mA   | *7           |
| Clamp total maximum current            | $\sum [I_{CLAMP}]$ |                | +20                                | mA   | *7           |
| L level maximum output current*4       | $I_{OL}$           | -              | 10                                 | mA   | 4 mA type    |
|                                        |                    |                | 20                                 | mA   | 12 mA type   |
| L level average output current*5       | $I_{OLAV}$         | -              | 4                                  | mA   | 4 mA type    |
|                                        |                    |                | 12                                 | mA   | 12 mA type   |
| L level total maximum output current   | $\sum I_{OL}$      | -              | 100                                | mA   |              |
| L level total average output current*6 | $\sum I_{OLAV}$    | -              | 50                                 | mA   |              |
| H level maximum output current*4       | $I_{OH}$           | -              | - 10                               | mA   | 4 mA type    |
|                                        |                    |                | - 20                               | mA   | 12 mA type   |
| H level average output current*5       | $I_{OHAV}$         | -              | - 4                                | mA   | 4 mA type    |
|                                        |                    |                | - 12                               | mA   | 12 mA type   |
| H level total maximum output current   | $\sum I_{OH}$      | -              | - 100                              | mA   |              |
| H level total average output current*6 | $\sum I_{OHAV}$    | -              | - 50                               | mA   |              |
| Power consumption                      | $P_D$              | -              | 350                                | mW   |              |
| Storage temperature                    | $T_{STG}$          | - 55           | + 150                              | °C   |              |

\*1: These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0.0$  V.

\*2:  $V_{CC}$  must not drop below  $V_{SS} - 0.5$  V.

\*3: Ensure that the voltage does not exceed  $V_{CC} + 0.5$  V, for example, when the power is turned on.

\*4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

\*6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.

### 12.4.9 CSIO/UART Timing

#### CSIO (SPI = 0, SCINV = 0)

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

| Parameter                  | Symbol      | Pin name    | Conditions  | $V_{CC} < 4.5 V$ |      | $V_{CC} \geq 4.5 V$ |      | Unit |
|----------------------------|-------------|-------------|-------------|------------------|------|---------------------|------|------|
|                            |             |             |             | Min              | Max  | Min                 | Max  |      |
| Baud rate                  | -           | -           | -           | -                | 8    | -                   | 8    | Mbps |
| Serial clock cycle time    | $t_{SCYC}$  | SCKx        | Master mode | $4t_{CYCP}$      | -    | $4t_{CYCP}$         | -    | ns   |
| SCK ↓ → SOT delay time     | $t_{SLOVI}$ | SCKx , SOTx |             | - 30             | + 30 | - 20                | + 20 | ns   |
| SIN → SCK ↑ setup time     | $t_{IVSHI}$ | SCKx , SINx |             | 50               | -    | 30                  | -    | ns   |
| SCK ↑ → SIN hold time      | $t_{SHIXI}$ | SCKx , SINx |             | 0                | -    | 0                   | -    | ns   |
| Serial clock L pulse width | $t_{SLSH}$  | SCKx        |             | $2t_{CYCP} - 10$ | -    | $2t_{CYCP} - 10$    | -    | ns   |
| Serial clock H pulse width | $t_{SHSL}$  | SCKx        | Slave mode  | $t_{CYCP} + 10$  | -    | $t_{CYCP} + 10$     | -    | ns   |
| SCK ↓ → SOT delay time     | $t_{SLOVE}$ | SCKx , SOTx |             | -                | 50   | -                   | 30   | ns   |
| SIN → SCK ↑ setup time     | $t_{IVSHE}$ | SCKx , SINx |             | 10               | -    | 10                  | -    | ns   |
| SCK ↑ → SIN hold time      | $t_{SHIXE}$ | SCKx , SINx |             | 20               | -    | 20                  | -    | ns   |
| SCK falling time           | $t_F$       | SCKx        |             | -                | 5    | -                   | 5    | ns   |
| SCK rising time            | $t_R$       | SCKx        |             | -                | 5    | -                   | 5    | ns   |

#### Notes:



- The above characteristics apply to clock synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 pF$ .

**CSIO (SPI = 1, SCINV = 0)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

| Parameter                                     | Symbol      | Pin name   | Conditions  | $V_{CC} < 4.5 V$ |      | $V_{CC} \geq 4.5 V$ |      | Unit |
|-----------------------------------------------|-------------|------------|-------------|------------------|------|---------------------|------|------|
|                                               |             |            |             | Min              | Max  | Min                 | Max  |      |
| Baud rate                                     | -           | -          | -           | -                | 8    | -                   | 8    | Mbps |
| Serial clock cycle time                       | $t_{SCYC}$  | SCKx       | Master mode | $4t_{CYCP}$      | -    | $4t_{CYCP}$         | -    | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time     | $t_{SHOVI}$ | SCKx, SOTx |             | - 30             | + 30 | - 20                | + 20 | ns   |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $t_{IVSLI}$ | SCKx, SINx |             | 50               | -    | 30                  | -    | ns   |
| SCK $\downarrow \rightarrow$ SIN hold time    | $t_{SLIXI}$ | SCKx, SINx |             | 0                | -    | 0                   | -    | ns   |
| SOT $\rightarrow$ SCK $\downarrow$ delay time | $t_{SOVLI}$ | SCKx, SOTx |             | $2t_{CYCP} - 30$ | -    | $2t_{CYCP} - 30$    | -    | ns   |
| Serial clock L pulse width                    | $t_{SLSH}$  | SCKx       | Slave mode  | $2t_{CYCP} - 10$ | -    | $2t_{CYCP} - 10$    | -    | ns   |
| Serial clock H pulse width                    | $t_{SHSL}$  | SCKx       |             | $t_{CYCP} + 10$  | -    | $t_{CYCP} + 10$     | -    | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time     | $t_{SHOVE}$ | SCKx, SOTx |             | -                | 50   | -                   | 30   | ns   |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $t_{IVSLE}$ | SCKx, SINx |             | 10               | -    | 10                  | -    | ns   |
| SCK $\downarrow \rightarrow$ SIN hold time    | $t_{SLIXE}$ | SCKx, SINx |             | 20               | -    | 20                  | -    | ns   |
| SCK falling time                              | $t_F$       | SCKx       |             | -                | 5    | -                   | 5    | ns   |
| SCK rising time                               | $t_R$       | SCKx       |             | -                | 5    | -                   | 5    | ns   |


**Notes:**

- The above characteristics apply to clock synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 \text{ pF}$ .


**UART external clock input (EXT = 1)**

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )

| Parameter                  | Symbol     | Conditions           | Value           |     | Unit | Remarks |
|----------------------------|------------|----------------------|-----------------|-----|------|---------|
|                            |            |                      | Min             | Max |      |         |
| Serial clock L pulse width | $t_{SLSH}$ | $C_L = 30\text{ pF}$ | $t_{CYCP} + 10$ | -   | ns   |         |
| Serial clock H pulse width | $t_{SHSL}$ |                      | $t_{CYCP} + 10$ | -   | ns   |         |
| SCK falling time           | $t_F$      |                      | -               | 5   | ns   |         |
| SCK rising time            | $t_R$      |                      | -               | 5   | ns   |         |



**12.4.10 External Input Timing**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 105°C)


| Parameter         | Symbol                                 | Pin name    | Conditions | Value                      |     | Unit | Remarks                     |
|-------------------|----------------------------------------|-------------|------------|----------------------------|-----|------|-----------------------------|
|                   |                                        |             |            | Min                        | Max |      |                             |
| Input pulse width | t <sub>INH</sub> ,<br>t <sub>INL</sub> | ADTG        | -          | 2t <sub>CYCP</sub> *1      | -   | ns   | A/D converter trigger input |
|                   |                                        | FRCKx       |            |                            |     |      | Free-run timer input clock  |
|                   |                                        | ICxx        |            |                            |     |      | Input capture               |
|                   |                                        | DTTixX      | -          | 2t <sub>CYCP</sub> *1      | -   | ns   | Waveform generator          |
|                   |                                        | IGTRG       | -          | 2t <sub>CYCP</sub> *1      | -   | ns   | PPG IGBT mode               |
|                   |                                        | INTxx, NMIX | *2         | 2t <sub>CYCP</sub> + 100*1 | -   | ns   | External interrupt, NMI     |
|                   |                                        |             | *3         | 500                        | -   | ns   |                             |

\*1: t<sub>CYCP</sub> indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see Block Diagram in this data sheet.

\*2: When in Run mode, in Sleep mode.

\*3: When in stop mode, in RTC mode, in timer mode.




**12.4.12 JTAG Timing**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

| Parameter           | Symbol      | Pin name      | Conditions          | Value |     | Unit | Remarks |
|---------------------|-------------|---------------|---------------------|-------|-----|------|---------|
|                     |             |               |                     | Min   | Max |      |         |
| TMS, TDI setup time | $t_{JTAGS}$ | TCK, TMS, TDI | $V_{CC} \geq 4.5 V$ | 15    | -   | ns   |         |
|                     |             |               | $V_{CC} < 4.5 V$    |       |     |      |         |
| TMS, TDI hold time  | $t_{JTAGH}$ | TCK, TMS, TDI | $V_{CC} \geq 4.5 V$ | 15    | -   | ns   |         |
|                     |             |               | $V_{CC} < 4.5 V$    |       |     |      |         |
| TDO delay time      | $t_{JTAGD}$ | TCK, TDO      | $V_{CC} \geq 4.5 V$ | -     | 25  | ns   |         |
|                     |             |               | $V_{CC} < 4.5 V$    | -     | 45  |      |         |

**Note:**

- When the external load capacitance  $C_L = 30 \text{ pF}$ .




**12.7.2 Interrupt of Low-Voltage Detection**

 (T<sub>A</sub> = - 40°C to + 105°C)

| Parameter                   | Symbol             | Conditions   | Value |      |                            | Unit | Remarks            |
|-----------------------------|--------------------|--------------|-------|------|----------------------------|------|--------------------|
|                             |                    |              | Min   | Typ  | Max                        |      |                    |
| Detected voltage            | VDL                | SVHI = 00011 | 2.58  | 2.80 | 3.02                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 2.67  | 2.90 | 3.13                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 00100 | 2.76  | 3.00 | 3.24                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 2.85  | 3.10 | 3.35                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 00101 | 2.94  | 3.20 | 3.46                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.04  | 3.30 | 3.56                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 00110 | 3.31  | 3.60 | 3.89                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.40  | 3.70 | 4.00                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 00111 | 3.40  | 3.70 | 4.00                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.50  | 3.80 | 4.10                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 01000 | 3.68  | 4.00 | 4.32                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.77  | 4.10 | 4.43                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 01001 | 3.77  | 4.10 | 4.43                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.86  | 4.20 | 4.54                       | V    | When voltage rises |
| Detected voltage            | VDL                | SVHI = 01010 | 3.86  | 4.20 | 4.54                       | V    | When voltage drops |
| Released voltage            | VDH                |              | 3.96  | 4.30 | 4.64                       | V    | When voltage rises |
| LVD stabilization wait time | t <sub>LVDW</sub>  | -            | -     | -    | 8160 × t <sub>CYCP</sub> * | μs   |                    |
| LVD detection delay time    | t <sub>LVDDL</sub> | -            | -     | -    | 200                        | μs   |                    |

 \*: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

**Operation example of return from Low-Power consumption mode (by internal resource interrupt\*)**


\*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

**Notes:**

- The return factor is different in each Low-Power consumption modes.  
See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
- When interrupt recovers, the operation mode that CPU recovers depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.

### 12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


#### Return Count Time

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )


| Parameter                                                       | Symbol     | Value |      | Unit    | Remarks |
|-----------------------------------------------------------------|------------|-------|------|---------|---------|
|                                                                 |            | Typ   | Max* |         |         |
| Sleep mode                                                      | $t_{RCNT}$ | 149   | 264  | $\mu s$ |         |
| High-speed CR Timer mode,<br>Main Timer mode,<br>PLL Timer mode |            | 149   | 264  | $\mu s$ |         |
| Low-speed CR Timer mode                                         |            | 318   | 603  | $\mu s$ |         |
| Sub Timer mode                                                  |            | 308   | 583  | $\mu s$ |         |
| RTC/Stop mode                                                   |            | 248   | 443  | $\mu s$ |         |

\*: The maximum value depends on the accuracy of built-in CR.

#### Operation example of return from Low-Power consumption mode (by INITX)



| Package Type | Package Code |
|--------------|--------------|
| QFN 48       | WNY048       |



| SYMBOL | DIMENSIONS |      |      |
|--------|------------|------|------|
|        | MIN.       | NOM. | MAX. |
| A      | —          | —    | 0.80 |
| A1     | 0.00       | —    | 0.05 |
| D      | 7.00 BSC   |      |      |
| E      | 7.00 BSC   |      |      |
| b      | 0.18       | 0.25 | 0.30 |
| D2     | 4.65 BSC   |      |      |
| E2     | 4.65 BSC   |      |      |
| e      | 0.50 BSC   |      |      |
| c      | 0.30 REF   |      |      |
| L      | 0.45       | 0.50 | 0.55 |

NOTE

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
3. N IS THE TOTAL NUMBER OF TERMINALS.

**⚠️ DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.**

AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.

6. MAX. PACKAGE WARPAGE IS 0.05mm.

7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.

 PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.

 BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

10. JEDEC SPECIFICATION NO. REF : N/A

PACKAGE OUTLINE, 48 LEAD QFN  
7.00X7.00X0.80 MM WNY0484.65X4.65 MMEPAD (SAWN) REV\*\*

002-16422 \*\*