Welcome to [E-XFL.COM](#)**What is "Embedded - Microcontrollers"?**

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

**Applications of "Embedded - Microcontrollers"****Details**

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | -   |
| Core Size                  | 16-Bit  |
| Speed                      | 16MHz   |
| Connectivity               | LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, WDT  |
| Number of I/O              | 16  |
| Program Memory Size        | 32KB (16K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 16   |
| Voltage - Supply (Vcc/Vdd) | 2.25V ~ 2.75V   |
| Data Converters            | A/D 5x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/analog-devices/maxq7667aacm-v-gb">https://www.e-xfl.com/product-detail/analog-devices/maxq7667aacm-v-gb</a> |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ABSOLUTE MAXIMUM RATINGS

|   |                          |
|---|--------------------------|
| DVDDIO, GATE5, REG3P3, REG2P5 to DGND ..... | -0.3V to +6.0V           |
| AVDD to AGND .....                          | -0.3V to +4.0V           |
| DVDD to DGND .....                          | -0.3V to +3.0V           |
| DVDDIO to DVDD .....                        | -0.3V to +6.0V           |
| AVDD to DVDD .....                          | -0.3V to +4.0V           |
| AGND to DGND .....                          | -0.3V to +0.3V           |
| Digital Inputs/Outputs to DGND .....        | -0.3V to (DVDDIO + 0.3V) |

|  |  |
|--|--|
| Analog Inputs/Outputs to AGND .....                              | -0.3V to (AVDD + 0.3V)   |
| XIN, XOUT to DGND .....  | -0.3V to (DVDD + 0.3V)   |
| Maximum Current into Any Pin .....                               | 50mA   |
| Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ ) ..... | 48-Pin LQFP (derate 21.7mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$ ) .... 1739.1mW |
| Operating Temperature Range .....                                | -40 $^\circ\text{C}$ to +125 $^\circ\text{C}$  |
| Storage Temperature Range .....                                  | -60 $^\circ\text{C}$ to +150 $^\circ\text{C}$  |
| Lead Temperature (soldering, 10s) .....                          | +300 $^\circ\text{C}$  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $V_{DVDDIO} = +5\text{V}$ ,  $V_{AVDD} = +3.3\text{V}$ ;  $V_{DVDD} = +2.5\text{V}$ , system clock ( $f_{SYSCLK} = 16\text{MHz}$ , burst frequency ( $f_{BURST} = \text{bandpass frequency}$  ( $f_{BPF} = 50\text{kHz}$ ,  $C_{REFBG} = C_{REF} = 1\mu\text{F}$  in parallel with  $0.01\mu\text{F}$ ,  $f_{ADCCLK} = 2\text{MHz}$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ\text{C}$ .)

| PARAMETER   | SYMBOL          | CONDITIONS  | MIN   | TYP            | MAX | UNITS                                 |
|---|-----------------|---|---|----------------|-----|---------------------------------------|
| <b>ECHO INPUT (Low-Noise Amplifier and Sigma-Delta ADC)</b> |                 |   |   |                |     |                                       |
| Input-Referred Noise<br>(Note 1)                            |                 | VGA gain adjust = $1.55\mu\text{V}_{\text{P-P}}/\text{LSB}$             | 5.6   |                |     | $\mu\text{VRMS}$                      |
|   |                 | VGA gain adjust = $0.1\mu\text{V}_{\text{P-P}}/\text{LSB}$              | 0.7   |                |     |                                       |
| Minimum Detectable Signal                                   |                 | VGA gain adjust = $1.55\mu\text{V}_{\text{P-P}}/\text{LSB}$             | 80  |                |     | $\mu\text{V}_{\text{P-P}}$            |
|   |                 | VGA gain adjust = $0.1\mu\text{V}_{\text{P-P}}/\text{LSB}$              | 10  |                |     |                                       |
| Operating Input Range                                       |                 | VGA gain adjust = $1.55\mu\text{V}_{\text{P-P}}/\text{LSB}$ , unclipped | 100   |                |     | $\text{mV}_{\text{P-P}}$              |
|   |                 | VGA gain adjust = $0.1\mu\text{V}_{\text{P-P}}/\text{LSB}$ , unclipped  | 6.7   |                |     |                                       |
| Programmable Gain   |                 | From echo input to bandpass filter in reply to input                    | VGA gain adjust = $1.55\mu\text{V}_{\text{P-P}}/\text{LSB}$ | 1.55           |     | $\mu\text{V}_{\text{P-P}}/\text{LSB}$ |
|   |                 |   | VGA gain adjust = $0.1\mu\text{V}_{\text{P-P}}/\text{LSB}$  | 0.1            |     |                                       |
| Programmable-Gain Adjust Resolution                         |                 | (Note 2)  |   | 10             |     | %                                     |
| LNA Bandwidth   |                 |   |   | 150            |     | $\text{kHz}$                          |
| ADC Sampling Rate   |                 |   |   | 80 x $f_{BPF}$ |     | $\text{kHz}$                          |
| ADC Output Data Rate  |                 |   |   | 10 x $f_{BPF}$ |     | $\text{kHz}$                          |
| ADC Output Data Resolution                                  |                 |   |   | 16             |     | Bits                                  |
| Echo-Input Resistance                                       | $R_{\text{IN}}$ | For each echo input   |   | 14             |     | $\text{k}\Omega$                      |
| Echo-Input Capacitance                                      |                 |   |   | 14             |     | $\text{pF}$                           |
| Echo-Input DC Bias Voltage                                  |                 |   |   | $V_{AVDD}/2$   |     | $\text{V}$                            |
| Maximum Overvoltage Recovery Time                           |                 | Recover from $2\text{V}_{\text{P-P}}$ input                             |   | 10             |     | $\mu\text{s}$                         |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2MHz$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

| PARAMETER   | SYMBOL | CONDITIONS   | MIN              | TYP              | MAX  | UNITS  |
|---|--------|--|------------------|------------------|------|--------|
| <b>REFERENCE BUFFER</b>                                       |        |  |                  |                  |      |        |
| Offset  |        |  | 5                |                  |      | mV     |
| Minimum Load  |        |  | 2.5              |                  |      | kΩ     |
| Output Bypass Capacitor                                       |        |  | 0.47             |                  |      | μF     |
| <b>EXTERNAL VOLTAGE REFERENCE (Reference Buffer Disabled)</b> |        |  |                  |                  |      |        |
| Reference Input Range   |        | Applied at REF   | 1.0              | $V_{AVDD}$       |      | V      |
| Reference Input Impedance                                     |        | Measured at REF with the SAR and sigma-delta ADCs running at maximum frequency | 50               |                  |      | kΩ     |
| <b>INTERNAL VOLTAGE REFERENCE (REFBG)</b>                     |        |  |                  |                  |      |        |
| Initial Accuracy  |        |  | 2.45             | 2.5              | 2.55 | V      |
| Maximum Temperature Coefficient                               |        |  | 100              |                  |      | ppm/°C |
| Output Impedance  |        |  | 1.1              |                  |      | kΩ     |
| Power-Supply Rejection Ratio                                  |        | $V_{AVDD} = 3.0V$ to $3.6V$  | 60               |                  |      | dB     |
| Output Noise  |        |  | 0.5              |                  |      | mVRMS  |
| <b>PROGRAMMABLE BURST-FREQUENCY OSCILLATOR</b>                |        |  |                  |                  |      |        |
| Burst-Frequency Range   |        |  | 0.025            | 1.335            |      | MHz    |
| Burst-Frequency Resolution                                    |        |  | 0.1              |                  |      | %      |
| Burst-Frequency Locking Time                                  |        | Change from 40kHz to 60kHz   | 5                |                  |      | ms     |
|   |        | Change from 50kHz to 50.5kHz   | 2                |                  |      |        |
| <b>CRYSTAL OSCILLATOR</b>                                     |        |  |                  |                  |      |        |
| Frequency Range   |        | Tested crystal frequency   | 16               |                  |      | MHz    |
|   |        | Minimum crystal frequency  | 4                |                  |      |        |
|   |        | External clock input   | 4                | 16               |      |        |
| Temperature Stability   |        | Excluding crystal  | 25               |                  |      | ppm/°C |
| Startup Time  |        | 16MHz crystal  | 10               |                  |      | ms     |
| XIN Input Low Voltage   |        | When driven with external clock source   |                  | 0.3 × $V_{DVDD}$ |      | V      |
| XIN Input High Voltage  |        | When driven with external clock source   | 0.7 × $V_{DVDD}$ |                  |      | V      |
| <b>INTERNAL RC OSCILLATOR</b>                                 |        |  |                  |                  |      |        |
| Frequency   |        |  | 13.5             |                  |      | MHz    |
| Initial Accuracy  |        |  | 10.5             |                  |      | %      |
| Temperature Drift   |        | $T_A = T_{MIN}$ to $T_{MAX}$   | 700              |                  |      | ppm    |
| Supply Rejection  |        | $V_{DVDD} = 2.25V$ to $2.75V$  | -1.5             |                  |      | %      |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2MHz$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

| PARAMETER   | SYMBOL | CONDITIONS   | MIN                | TYP  | MAX  | UNITS    |
|---|--------|--|--------------------|------|------|----------|
| Adjustable Frequency Range  |        | Using the RCTRM register   | -40                |      | +40  | %        |
| Frequency Adjustment Resolution   |        |  |                    | 0.2  |      | %        |
| <b>SUPPLY VOLTAGE SUPERVISORS</b>   |        |  |                    |      |      |          |
| DVDD Reset Threshold  |        | Asserts $\overline{RESET}$ if $V_{DVDD}$ falls below this threshold  | 2.10               |      | 2.25 | V        |
| DVDD Interrupt Threshold  |        | Generates an interrupt if $V_{DVDD}$ falls below this threshold  | 2.25               |      | 2.38 | V        |
| Minimum Reset and Interrupt Threshold Difference  |        |  | 150                |      |      | mV       |
| AVDD Interrupt Threshold  |        | Generates an interrupt if $V_{AVDD}$ falls below this threshold  | 2.95               |      | 3.15 | V        |
| DVDDIO Interrupt Threshold  |        | Generates an interrupt if $V_{DVDDIO}$ falls below this threshold  | 4.5                |      | 4.75 | V        |
| Supervisor Operating Range  |        | At DVDD  | 1.5                |      | 2.75 | V        |
| Supervisor Hysteresis   |        |  |                    | 1    |      | %        |
| $\overline{RESET}$ Release Delay  |        | After $V_{DVDD}$ rises above the reset threshold   |                    | 35   |      | $\mu s$  |
| Power-Up Time   |        | Time from $\overline{RESET}$ is released to the execution of the first instruction (serial bootloader off) |                    | 1    |      | $\mu s$  |
| <b>+5V LINEAR REGULATOR (DVDDIO, GATE5, Requires External Pass Transistor, see the <i>Typical Application Circuit/Functional Diagram</i>)</b> |        |  |                    |      |      |          |
| Regulator Output Voltage  |        | At DVDDIO  | 4.75               |      | 5.25 | V        |
| GATE5 Output High Voltage   |        | $I_{SOURCE} = 0\mu A$ (no load)  | $V_{DVDDIO} - 0.1$ |      |      | V        |
| GATE5 Output Low Voltage  |        | $I_{SINK} = 500\mu A$  |                    | 2    |      | V        |
| GATE5 Output Resistance   |        | $I_{SINK} = 0\mu A$ to $50\mu A$   |                    | 330  |      | $\Omega$ |
| Gain Bandwidth  |        | DVDDIO to GATE5  |                    | 1.58 |      | kHz      |
| Gain  |        | DVDDIO to GATE5  |                    | 1700 |      | V/V      |
| GATE5 Slew Rate   |        |  |                    | 4.3  |      | V/ms     |
| Maximum Load Capacitance  |        | Maximum capacitance on DVDDIO when using an external pass transistor                                       |                    | 1    |      | $\mu F$  |
| <b>+3.3V LINEAR REGULATOR (REG3P3)</b>  |        |  |                    |      |      |          |
| REG3P3 Output Voltage   |        |  | 3.15               |      | 3.45 | V        |
| Load Current  |        |  |                    | 50   |      | mA       |
| Output Short-Circuit Current  |        | REG3P3 shorted to AGND   |                    | 150  |      | mA       |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2\text{MHz}$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

| PARAMETER                                      | SYMBOL | CONDITIONS   | MIN              | TYP     | MAX  | UNITS     |
|--|--------|--|------------------|---------|------|-----------|
| <b>+2.5V LINEAR REGULATOR (REG2P5)</b>         |        |  |                  |         |      |           |
| REG2P5 Output Voltage                          |        |  | 2.38             | 2.62    |      | V         |
| Load Current                                   |        |  |                  | 50      |      | mA        |
| Output Short-Circuit Current                   |        | REG2P5 shorted to DGND   | 100              |         |      | mA        |
| <b>POWER REQUIREMENTS</b>                      |        |  |                  |         |      |           |
| Supply Voltage Range                           |        | DVDD   | 2.25             | 2.5     | 2.75 | V         |
|  |        | AVDD   | 3.00             | 3.3     | 3.6  |           |
|  |        | DVDDIO   | 4.5              | 5.0     | 5.5  |           |
| AVDD Supply Current                            |        | All analog functions enabled                                   | 12               | 18      |      | mA        |
|  |        | All analog functions disabled                                  | 3                | 10      |      | $\mu A$   |
|  |        | LNA  | 2.4              |         |      | mA        |
|  |        | Sigma-delta ADC  | 12               |         |      |           |
|  |        | SAR ADC, 250ksps, $f_{ADCCLK} = 4\text{MHz}$                   | 600              |         |      | $\mu A$   |
|  |        | PLL  | 300              |         |      |           |
|  |        | Supply voltage supervisors                                     | 3                |         |      |           |
|  |        | Internal voltage reference                                     | 220              |         |      |           |
|  |        | Reference buffer   | 300              |         |      |           |
|  |        | Bias (any AVDD module enabled)                                 | 1.5              |         |      | mA        |
| DVDD Supply Current                            |        |  | 11               |         |      | mA        |
| DVDDIO Supply Current                          |        |  | 2.5              |         |      | mA        |
| <b>DIGITAL INPUTS (GPIO, UART, JTAG, SPI™)</b> |        |  |                  |         |      |           |
| Input High Voltage                             |        |  | $V_{DVDDIO} - 1$ |         |      | V         |
| Input Low Voltage                              |        |  | 0.8              |         |      | V         |
| Input Hysteresis                               |        | $V_{DVDDIO} = 5.0V$  | 500              |         |      | mV        |
| Input Leakage Current                          |        | Digital input voltage = DGND or DVDDIO, pullup disabled        | $\pm 0.01$       | $\pm 1$ |      | $\mu A$   |
| Pullup/Pulldown Resistance                     |        | Pulled up to DVDDIO internally, pulled down to DGND internally | 150              |         |      | $k\Omega$ |
| Input Capacitance                              |        |  | 15               |         |      | pF        |


SPI is a trademark of Motorola, Inc.

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Typical Operating Characteristics

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ,  $V_{DVDD} = +2.5V$ ,  $f_{SYSCLK} = 16MHz$ , burst frequency = bandpass frequency = 50kHz,  $T_A = +25^\circ C$ , unless otherwise noted.)








**MAXQ7667**



# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Typical Operating Characteristics (continued)





( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ,  $V_{DVDD} = +2.5V$ ,  $f_{SYSCLK} = 16MHz$ , burst frequency = bandpass frequency = 50kHz,  $T_A = +25^\circ C$ , unless otherwise noted.)



# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Typical Operating Characteristics (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ,  $V_{DVDD} = +2.5V$ ,  $f_{SYSCLK} = 16MHz$ , burst frequency = bandpass frequency =  $50kHz$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



**MAX766**

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Pin Description

| PIN       | NAME           | FUNCTION  |
|-----------|----------------|---|
| 1         | P1.3/TCK       | Port 1 Data 3/JTAG Serial Clock Input. P1.3 is a general-purpose digital I/O. TCK is the JTAG serial test clock input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 11.   |
| 2         | P1.4/MOSI      | Port 1 Data 4/SPI Serial Data Output. P1.4 is a general-purpose digital I/O. MOSI is the master output, slave input for the SPI interface. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 9.  |
| 3         | P1.5/MISO      | Port 1 Data 5/SPI Serial Data Input. P1.5 is a general-purpose digital I/O. MISO is the master input, slave output for the SPI interface. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 9.   |
| 4         | P1.6/SCLK      | Port 1 Data 6/SPI Serial Clock Output. P1.6 is a general-purpose digital I/O. SCLK is the serial clock for the SPI interface. SCLK is an input when operating as a slave and an output when operating as a master. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 9.  |
| 5         | P1.7/SYNC/SS   | Port 1 Data 7/Schedule Timer Sync Input/SPI Slave Select. P1.7 is a general-purpose digital I/O. A rising edge on the SYNC input resets the schedule timer. In SPI slave mode, SS is the SPI slave-select input. In SPI master mode, use SS or a GPIO to manually select an external slave. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5, 7, and 9. |
| 6, 19, 42 | DVDD           | Digital Supply Voltage. Connect DVDD directly to a +2.5V external source or to REG2P5 output for single supply operation. Bypass DVDD to DGND with a 0.1µF capacitor as close as possible to the device. Connect all DVDD nodes together.   |
| 7, 18, 43 | DGND           | Digital Ground. Connect all DGND nodes together. Connect to AGND at a single point.   |
| 8, 17, 44 | DVDDIO         | Digital I/O Supply Voltage. DVDDIO powers all digital I/Os except for XIN and XOUT. Bypass DVDDIO to DGND with a 0.1µF capacitor as close as possible to the device. Connect all DVDDIO nodes together.   |
| 9         | P0.0/URX       | Port 0 Data 0/UART Receive Data Input. P0.0 is a general-purpose digital I/O. URX is a UART or LIN data receive input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 8.  |
| 10        | P0.1/UTX       | Port 0 Data 1/UART Transmit Data Output. P0.1 is a general-purpose digital I/O. UTX is a UART or LIN data transmit output. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 8.  |
| 11        | P0.2/TXEN      | Port 0 Data 2/UART Transmit Output. P0.2 is a general-purpose digital I/O. TXEN asserts low when the UART is transmitting. Use TXEN to enable an external LIN/UART transceiver. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 8.   |
| 12        | P0.3/T0/ADCCTL | Port 0 Data 3/Timer 0 I/O/ADC Control Input. P0.3 is a general-purpose digital I/O. T0 is the primary Type 2 timer/counter 0 output or input. ADCCTL is a sampling/conversion trigger input for the SAR ADC. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5, 6, and 14.   |
| 13        | P0.4/T0B       | Port 0 Data 4/Timer 0B I/O/Comparator Output. P0.4 is a general-purpose digital I/O. T0B is the secondary Type 2 timer/counter 0 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.   |
| 14        | P0.5/T1        | Port 0 Data 5/Timer 1 I/O. P0.5 is a general-purpose digital I/O. T1 is the primary Type 2 timer/counter 1 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.   |
| 15        | P0.6/T2        | Port 0 Data 6/Timer 2 I/O. P0.6 is a general-purpose digital I/O. T2 is the primary Type 2 timer/counter 2 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.   |
| 16        | P0.7/T2B       | Port 0 Data 7/Timer 2B I/O. P0.7 is a general-purpose digital I/O. T2B is the secondary Type 2 timer/counter 2 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.   |
| 20        | XIN            | Crystal Oscillator Input. Connect an external crystal or resonator between XIN and XOUT. When using an external clock source drive XIN with 2.5V level clock while leaving XOUT unconnected. Connect XIN to DGND when an external clock source is not used.   |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Detailed Description

The ultrasonic distance-measurement peripherals in the MAXQ7667 include a burst signal generator for acoustic transmission and mixed signal circuits for amplifying and digitizing echo signals ranging between 25kHz and 100kHz. The burst signal is a square wave with adjustable duty cycle and pulse count. The burst is derived either directly from the system clock or from a programmable PLL locked to the system clock. The MAXQ7667 effectively digitizes the echo signals received at the ECHOP and ECHON inputs using an LNA, sigma-delta ADC with variable analog gain amplifier, noise-limiting digital bandpass filter, digital full-wave rectifier, and a digital lowpass filter (see the *Typical Application Circuit/Functional Diagram*). The device detects echo signals at the burst frequency with amplitudes ranging from 10 $\mu$ V<sub>P-P</sub> to 100mV<sub>P-P</sub>. Echoes greater than 100mV<sub>P-P</sub> and less than 2V<sub>P-P</sub> are internally clipped but do not saturate the receiver. To optimize echo reception, the clock used for processing the echo locks to the burst frequency. The MAXQ7667's burst generator can generate higher frequencies, but the maximum usable frequency for the echo receive path is 100kHz. For applications requiring transducer frequencies above 100kHz, implement an external echo receive path. The SAR ADC can then digitize the filtered echo envelope.

An integrated 16-bit RISC  $\mu$ C (MAXQ20) provides timing control, signal processing, and data I/O. The 16-bit Harvard architecture RISC core executes most instructions in a single clock cycle from instruction fetch to cycle completion. The MAXQ20 provides optimal performance for noise-sensitive analog applications.

The MAXQ7667 includes a 13.5MHz RC oscillator, external crystal oscillator, watchdog timer, schedule timer, three general-purpose Type 2 timers/counters, two 8-bit GPIO ports, SPI interface, JTAG interface, LIN capable UART interface, 12-bit SAR ADC with five multiplexed input channels, supply-voltage monitors, and a voltage reference for communication, diagnostics, and miscellaneous support.

### Burst Controller

The MAXQ7667 provides a square-wave burst signal at the BURST output. Use the burst control to transmit an ultrasonic signal. Typical applications use the burst signal to switch an external transistor that drives a high-voltage transformer, which excites the transducer (see the *Typical Application Circuit/Functional Diagram*). Use software to configure the duty cycle, frequency, number of pulses, and drive current of the burst. See Section 17 of the *MAXQ7667 User's Guide*.

Derive the burst signal either directly from the system clock or from a programmable oscillator phase locked to the system clock (Figure 1). Using the system clock limits the burst frequency to one of 16 choices. Integer division of the system clock generates these 16 frequencies. The PLL allows a fractional division of the system clock. Any frequency within the PLL range is selectable to a resolution of 0.13% or better.

When using the internal PLL, connect external filter components (C1, R1, and C2) to FILT as shown in Figure 1. These components filter the analog voltage that controls the VCO in the PLL. The filter component values shown in the figure are suitable for the entire PLL frequency range.




Figure 1. Burst Transmission Stage

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System


## Echo Receive Path

### Low-Noise Amplifier (LNA)

The LNA provides a 40V/V fixed gain to the input signal. The differential inputs of the LNA are ECHOP and ECHON. For proper biasing of the LNA, AC-couple the transducer or any external circuitry to ECHOP and ECHON. For a single-ended input signal, AC-couple the signal to ECHOP with a 0.01 $\mu$ F capacitor and connect ECHON to AGND through a 0.01 $\mu$ F capacitor placed as close as possible to the signal source. The outputs of the LNA connect to the inputs of a 16-bit sigma-delta ADC and can connect internally to the AIN0 and AIN1 inputs of the SAR ADC for external monitoring (Figure 2).

### Diagnostic Signals

An analog multiplexer located at the input of the LNA selects one of three possible signals for processing by the echo receive path; the normal echo signal AC-coupled to the ECHOP and ECHON inputs, 0V signal, or a 2mVp-P internally generated signal (Figure 2). The 2mVp-P square-wave signal, with frequency and duty cycle matching the burst signal, allows the echo receive chain to process a simulated echo.



\*R = ECHO INPUT RESISTANCE. SEE THE ELECTRICAL CHARACTERISTICS SECTION.

Figure 2. Echo Receive Path

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Sigma-Delta ADC

The MAXQ7667 features a 16-bit sigma-delta ADC with an analog gain adjustable from 38dB to 60dB (including the fixed LNA gain) with a maximum gain step of 12.5% (typical). Gain changes settle within one ADC conversion. Use software to create a virtual time variable gain amplifier. A digital bandpass and lowpass filters remove switching glitches and DC offset at the output of the ADC.

In a typical application, the software sets the gain to a low value when the burst is first sent and increases the gain as the time from when the burst was sent increases. As a result, strong echoes from nearby objects are processed without clipping while small signals from distant objects are processed with the maximum gain. The ADC samples the amplified echo signal from the LNA at 80 times the burst output frequency. The ADC provides conversion results at a data rate equal to 10 times the burst output frequency. The ADC conversion results also load to an 8-deep first-in-first-out (FIFO) at the native data rate or a separate time base without loading the CPU.

## Digital Bandpass Filter

The digital bandpass filter has a center frequency that tracks the burst output frequency. The bandpass width is 14% of the center frequency. The bandpass filter provides the 16-bit output data at a data rate equal to 10 times the burst output frequency.

## Full-Wave Rectifier

The full-wave rectifier detects the envelope of the digital bandwidth filter output to generate a DC output proportional to the peak-to-peak amplitude of the input signal. Full-wave rectification allows the digital lowpass filter to respond faster without excessive ripple.

## Digital Lowpass Filter

The lowpass filter removes the ripple from the full-wave detector output. The output of the lowpass filter is available at a data rate equal to five times the burst output frequency. The corner frequency is 1/5 the burst frequency with approximately 40dB per decade rolloff. The 16-bit output data of the lowpass filter is stored in a FIFO register with a depth of eight samples. The MAXQ7667 allows data transfer from the lowpass filter




Figure 3. SAR ADC Block Diagram

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

output to the FIFO automatically each time the lowpass filter output updates, through the control of one of the timer outputs, or through software. The device includes a FIFO depth counter with programmable interrupt levels and generates an interrupt if a FIFO overflow condition occurs. The output of the digital lowpass filter connects to a digital comparator that can generate an interrupt for a specified echo signal level.

## Digital Comparator and Threshold Adjust

The digital comparator output asserts when the echo amplitude at the output of the digital lowpass filter crosses a given threshold. The comparator's threshold level, hysteresis, and interrupt polarity are programmable.

## SAR ADC

The MAXQ7667 incorporates a 12-bit unbuffered SAR ADC with sample-and-hold and conversion rate up to 250ksps. The ADC allows measurements of tempera-

ture, battery voltage, or other parameters using five single-ended or two fully differential analog inputs (AIN0–AIN4). All of the analog inputs have a range of 0 to VREF in unipolar mode and  $\pm VREF/2$  in bipolar mode.

The SAR ADC supports three different conversion start sources: timers, ADC control input (ADCCTL), and software write. The conversion start source triggers the ADC acquisition and conversion. The system clock provides the ADC clock frequency programmable to 1/2, 1/4, 1/8, or 1/16 of the system clock. Use internal bandgap reference, external reference, or AVDD for voltage reference of the SAR ADC. Figure 3 shows a simplified block diagram of the SAR ADC.

The output of the SAR ADC is straight binary in unipolar mode and two's complement in bipolar mode. Figures 4 and 5 show the ADC transfer functions in unipolar mode and bipolar mode.




Figure 4. Unipolar Transfer Function




Figure 5. Bipolar Transfer Function

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## SAR ADC Analog Input Track-and-Hold (T/H)

Figures 6 and 7 show the equivalent input circuit of the MAXQ7667 analog input architecture. During acquisition (track), a sampling capacitor charges to the positive input voltage at AIN0–AIN4 in single-ended mode or AIN0 and AIN2 in differential mode while a second sampling capacitor connects to AGND in single-ended mode or AIN1 and AIN3 in differential mode. The ADC conversion start source and the ADC dual mode selection bits control the T/H timing.

## Voltage Reference

The MAXQ7667 supports three possible voltage reference sources for ADC conversion; 2.5V internal buffered bandgap reference, external source, and AVDD. The internal 2.5V bandgap reference has high initial accuracy and temperature coefficient of typically less than 100ppm/°C. When operating in internal reference mode, either the buffered output of the internal reference or AVDD connects to the SAR ADC while the buffered output of the internal reference connects to the sigma-delta ADC. When operating in external reference mode, an external source ranging between 1V and VAVDD applied at either the REF or REFBG inputs pro-

vides the reference to the SAR ADC and sigma-delta ADC. Bypass REFBG and REF to AGND with a 0.47 $\mu$ F capacitor for optimum performance. See Section 14 of the MAXQ7667 User's Guide.

## Schedule Timer

The MAXQ7667's schedule timer provides general time-keeping and software synchronization to an external I/O. The schedule timer features include the following:

- 16-bit autoreload up-counter for the timer
- Programmable 16-bit alarm register
- Alarm interrupts
- Schedule timer incremented by a programmable system clock prescaler (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128)
- Schedule timer up-counter resettable through an external I/O pin, which allows synchronization of a schedule timer to an external event
- Wake-up alarm to pull the system clock from stop-mode to normal operation

Figure 8 shows a simplified block diagram of the schedule timer.




Figure 6. Equivalent Input Circuit (Track/Acquisition Mode)




Figure 7. Equivalent Input Circuit (Hold/Conversion Mode)

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Type 2 Timers/Counters

The MAXQ7667 includes three 16-bit timers/counters with programmable I/O (Figure 9). Each timer is a Type 2 timer implemented in the MAXQ® family. The Type 2 timer is an autoreload 16-bit timer/counter offering the following functions:

- 8-bit/16-bit timer/counter
- Up/down autoreload
- Counter function of external pulse
- Capture
- Compare

## Clock Sources

The MAXQ7667 oscillator module supplies the system clock for the µC core and all of the peripheral modules. The high-frequency oscillator operates with a 1MHz to 16MHz crystal. Use the internal RC oscillator as the system clock for applications that do not require precise timing. See Section 15 of the *MAXQ7667 User's Guide*.

The MAXQ7667 supports the following master clock sources:

- Internal high-frequency oscillator drives an external 1MHz–16MHz crystal or ceramic resonator

- Internal, fast-starting, 13.5MHz RC oscillator (default oscillator at startup and in the event the external crystal fails)
- External 4MHz–16MHz clock input

## Crystal Selection

The MAXQ7667 requires a crystal with the following specifications:

Frequency: 1MHz–16MHz

CLOAD: 6pF (min)

Drive level: 5µW

Series resonance resistance: 30Ω (max)

**Note:** Quartz crystal vendors often specify series resonance resistance (R1). Series resonance resistance is the resistance observed when the resonator is in the series resonant condition. When a resonator is used in the parallel resonant mode with an external load capacitance, as is the case with the MAXQ7667 oscillator circuit, the effective resistance at the loaded frequency of oscillation is:

$$R1 \times (1 + (CO/CLOAD))^2$$

For typical shunt capacitance (CO) and load capacitance (CLOAD) values, the effective resistance potentially exceeds R1 by a factor of 2.

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**MAXQ7667**




Figure 8. Schedule-Timer Module Block Diagram




Figure 9. Type 2 Timer/Counter in 16-Bit Mode

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System




Figure 13. Port 0 Digital I/O Basic Circuity. Port 1 Circuitry is the Same as Port 2.

Connect bypass capacitors at each power-supply input as close as possible to the device. Use a bypass capacitor less than 0.47µF on DVDDIO. For most applications, 0.1µF bypass capacitors are adequate.

### Supply Brownout Monitor

Power supplies DVDD, AVDD, and DVDDIO each include a brownout monitor/supervisor that alerts the µC when their corresponding supply voltages drop below the interrupt threshold. Activate each brownout monitor independently using the corresponding brownout enable bits: VDBE, VIBE, and VABE.

### Reset

In reset mode, no instruction execution occurs and all inputs/outputs return to their default states. Code execution resumes at address 8000h (in the utility ROM) once the reset condition is removed.

Four different sources reset the MAXQ7667: POR, watchdog timer reset, external reset, and internal system reset.

During normal operation, force RESET low for at least four system clock cycles for an external reset. Set the ROD bit in the SC register, while the SPE bit in the ICDF register is set, for an internal system reset. See Section 16 of the *MAXQ7667 User's Guide*.

### Power-On Reset (POR)

The MAXQ7667 includes a DVDD voltage supervisor to control the µC POR. On power-up, internal circuitry pulls RESET low and resets all the internal registers. RESET is held low for the duration of the power-on delay after V<sub>DVDD</sub> rises above the DVDD reset threshold. The internal RC oscillator starts up and software execution begins at the reset vector location 8000h immediately after the device exits POR while RESET is

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**Table 3. Peripheral Register Map**

| REGISTER INDEX | MODULE NAME (BASE SPECIFIER) |         |         |         |         |         |
|----------------|------------------------------|---------|---------|---------|---------|---------|
|                | M0 (0h)                      | M1 (1h) | M2 (2h) | M3 (3h) | M4 (4h) | M5 (5h) |
| 0h             | PO0                          | MCNT    | T2CNA0  | T2CNA2  | —       | BPH     |
| 1h             | PO1                          | MA      | T2H0    | T2H2    | —       | BTRN    |
| 2h             | —                            | MB      | T2RH0   | T2RH2   | —       | SARC    |
| 3h             | EIF0                         | MC2     | T2CH0   | T2CH2   | —       | RCVC    |
| 4h             | EIF1                         | MC1     | T2CNA1  | —       | —       | PLL     |
| 5h             | —                            | MC0     | T2H1    | CNT1    | —       | AIE     |
| 6h             | —                            | SPIB    | T2RH1   | SCON    | —       | CMPC    |
| 7h             | —                            | SPICN   | T2CH1   | SBUF    | —       | CMPT    |
| 8h             | PIO                          | SPICF   | T2CNB0  | T2CNB2  | —       | ASR     |
| 9h             | PI1                          | SPICK   | T2V0    | T2V2    | —       | SARD    |
| Ah             | —                            | —       | T2R0    | T2R2    | —       | LPFC    |
| Bh             | EIE0                         | —       | T2C0    | T2C2    | —       | OSCC    |
| Ch             | EIE1                         | MC1R    | T2CNB1  | FSTAT   | —       | BPFI    |
| Dh             | —                            | MC0R    | T2V1    | ERRR    | —       | BPFO    |
| Eh             | —                            | SCNT    | T2R1    | CHKSUM  | —       | LPFD    |
| Fh             | —                            | STIM    | T2C1    | ISVEC   | —       | LPFF    |
| 10h            | PD0                          | SALM    | T2CFG0  | T2CFG2  | —       | APE     |
| 11h            | PD1                          | FPCTL   | T2CFG1  | STA0    | —       | —       |
| 12h            | —                            | —       | —       | SMD     | —       | FGAIN   |
| 13h            | EIES0                        | —       | —       | FCON    | —       | B1COEF  |
| 14h            | EIES1                        | —       | —       | CNT0    | —       | B2COEF  |
| 15h            | —                            | —       | —       | CNT2    | —       | B3COEF  |
| 16h            | —                            | —       | —       | IDFB    | —       | A2A     |
| 17h            | —                            | RCTRM   | —       | SADDR   | —       | A2B     |
| 18h            | PS0                          | —       | ICDT0   | SADEN   | —       | —       |
| 19h            | PS1                          | —       | ICDT1   | BT      | —       | A2D     |
| 1Ah            | —                            | —       | ICDC    | TMR     | —       | —       |
| 1Bh            | PR0                          | —       | ICDF    | —       | —       | A3A     |
| 1Ch            | PR1                          | ID0     | ICDB    | —       | —       | A3B     |
| 1Dh            | —                            | ID1     | ICDA    | —       | —       | —       |
| 1Eh            | —                            | —       | ICDD    | —       | —       | A3D     |
| 1Fh            | —                            | —       | —       | —       | —       | —       |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**MAXQ7667**

**Table 4. Peripheral Register Bit Functions and Reset Values (continued)**

| REGISTER | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7           | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|----------|---------|---------|---------|---------|---------|---------|---------|---------|-------------|---------|---------|---------|---------|---------|---------|---------|
| SCNT     | —       | —       | —       | —       | —       | STDIV2  | STDIV1  | STDIV0  | S\$SYNC\_EN | SALIE   | SALMF   | —       | —       | —       | SALME   | STIME   |
| STIM     | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| SALM     | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| FPCNTL   | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | DPMG    |
| RCTRM    | —       | —       | —       | —       | —       | —       | —       | —       | RCTRM8      | RCTRM7  | RCTRM6  | RCTRM5  | RCTRM4  | RCTRM3  | RCTRM2  | RCTRM0  |
| ID0      | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| ID1      | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2CNA0   | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2H0     | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2RH0    | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2CH0    | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2CNA1   | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2H1     | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2RH1    | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2CH1    | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2CNB0   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2V0     | T2V014  | T2V015  | T2V013  | T2V012  | T2V011  | T2V010  | T2V009  | T2V008  | T2V007      | T2V006  | T2V005  | T2V004  | T2V003  | T2V002  | T2V001  | T2V000  |
| T2R0     | T2R015  | T2R014  | T2R013  | T2R012  | T2R011  | T2R010  | T2R009  | T2R008  | T2R007      | T2R006  | T2R005  | T2R004  | T2R003  | T2R002  | T2R001  | T2R000  |
| T2C0     | T2C015  | T2C014  | T2C013  | T2C012  | T2C011  | T2C010  | T2C009  | T2C008  | T2C007      | T2C006  | T2C005  | T2C004  | T2C003  | T2C002  | T2C001  | T2C000  |
| T2CNB1   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2V1     | T2V115  | T2V114  | T2V113  | T2V112  | T2V111  | T2V110  | T2V109  | T2V108  | T2V107      | T2V106  | T2V105  | T2V104  | T2V103  | T2V102  | T2V101  | T2V100  |
| T2R1     | T2R115  | T2R114  | T2R113  | T2R112  | T2R111  | T2R110  | T2R109  | T2R108  | T2R107      | T2R106  | T2R105  | T2R104  | T2R103  | T2R102  | T2R101  | T2R100  |
| T2C1     | T2C115  | T2C114  | T2C113  | T2C112  | T2C111  | T2C110  | T2C109  | T2C108  | T2C107      | T2C106  | T2C105  | T2C104  | T2C103  | T2C102  | T2C101  | T2C100  |
| T2CF60   | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |
| T2CFG1   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0           | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| ICDT0    | ICDT015 | ICDT014 | ICDT013 | ICDT012 | ICDT011 | ICDT010 | ICDT009 | ICDT008 | ICDT007     | ICDT006 | ICDT005 | ICDT004 | ICDT003 | ICDT002 | ICDT001 | ICDT000 |
| ICDT1    | ICDT115 | ICDT114 | ICDT113 | ICDT112 | ICDT111 | ICDT110 | ICDT109 | ICDT108 | ICDT107     | ICDT106 | ICDT105 | ICDT104 | ICDT103 | ICDT102 | ICDT101 | ICDT100 |
| ICDC     | —       | —       | —       | —       | —       | —       | —       | —       | —           | —       | —       | —       | —       | —       | —       | —       |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**MAXQ7667**

**Table 4. Peripheral Register Bit Functions and Reset Values (continued)**

| REGISTER | 15      | 14       | 13       | 12       | 11       | 10       | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|----------|---------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| ICDF     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | PSS1    | PSS0    | SPE     | TXC     |
| ICDB     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| ICDA     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | ICDBA4  | ICDBA3  | ICDBA2  | ICDBA1  |
| ICDA15   | ICDA14  | ICDA13   | ICDA12   | ICDA11   | ICDA10   | ICDA9    | ICDA8   | ICDA7   | ICDA6   | ICDA5   | ICDA4   | ICDA3   | ICDA2   | ICDA1   | ICDAO   | 0       |
| ICDD     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2ONA2   | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2RH2    | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2RH2    | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | T2RH27  | T2RH26  | T2RH25  | T2RH24  |
| T2CH2    | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | T2CH27  | T2CH26  | T2CH25  | T2CH24  |
| T2H2     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | T2H27   | T2H26   | T2H25   | T2H24   |
| CN11     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | RTN     | FL5     | FL4     | FL3     |
| SCON     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| SBUF     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | SM0/FE  | SM1     | SM2     | REN     |
| T2CNB2   | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | T2E1    | T2POL1  | —       | T2F2L   |
| T2V215   | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | T2V27   | T2V26   | T2V25   | T2V24   |
| T2V2     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | T2R27   | T2R26   | T2R25   | T2R24   |
| T2R2     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | T2R27   | T2R26   | T2R25   | T2R24   |
| T2C215   | T2C214  | T2C213   | T2C212   | T2C211   | T2C210   | T2C29    | T2C28   | T2C27   | T2C26   | T2C25   | T2C24   | T2C23   | T2C22   | T2C21   | T2C20   | T2C2L   |
| FSTAT    | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | TFF     | TFAE    | TFF     | RFAF    |
| ERRR     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | DME     | CKE     | P1      | PIE     |
| CHKSUM   | CHKSUM5 | CHKSUM14 | CHKSUM13 | CHKSUM12 | CHKSUM11 | CHKSUM10 | CHKSUM9 | CHKSUM8 | CHKSUM7 | CHKSUM6 | CHKSUM5 | CHKSUM4 | CHKSUM3 | CHKSUM2 | CHKSUM1 | CHKSUM0 |
| ISVEC    | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| T2CFG2   | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | T2DN1   | T2DN2   | T2DN0   | CCF1    |
| STAO     | —       | —        | —        | —        | —        | —        | —       | —       | —       | —       | —       | —       | 0       | 0       | 0       | 0       |
| CNT0     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | WU      | FP1     | AUT     | LUN1    |
| CNT2     | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 1       | 0       | 0       | 0       |
| IDFB     | —       | —        | IDFBH5   | IDFBH4   | IDFBH3   | IDFBH2   | IDFBH1  | IDFBH0  | —       | IDFBLS  | IDFBL4  | IDFBL3  | IDFBL2  | IDFBL1  | IDFBLO  | 0       |
| SADDR    | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | SADDR7  | SADDR6  | SADDR5  | SADDR4  | SADDR3  | SADDR2  | SADDR1  |
| SADEN    | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| SADEN    | 0       | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | SADEN7  | SADEN6  | SADEN5  | SADEN4  | SADEN3  | SADEN2  | SADEN1  |

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION   | PAGES CHANGED |
|-----------------|---------------|---|---------------|
| 0               | 4/09          | Initial release   | —             |
| 1               | 7/09          | Updated <i>Ordering Information</i> to indicate automotive qualified part | 1             |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

40 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2009 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.