### E. Analog Devices Inc./Maxim Integrated - MAXQ7667AACM/V+ Datasheet



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Not For New Designs
Core Processor	-
Core Size	16-Bit
Speed	16MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	16
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	2.25V ~ 2.75V
Data Converters	A/D 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/maxq7667aacm-v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V$ , system clock  $(f_{SYSCLK}) = 16MHz$ , burst frequency  $(f_{BURST}) =$  bandpass frequency  $(f_{BPF}) = 50kHz$ ,  $C_{REFBG} = C_{REF} = 1\mu$ F in parallel with  $0.01\mu$ F,  $f_{ADCCLK} = 2MHz$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
BANDPASS FILTER	•	•	·			
Center Frequency	fBPF		25		100	kHz
Passband Width		-3dB		0.14 x f <sub>BPF</sub>		kHz
Minimum Stopband Rejection		One decade away from center frequency		-60		dB
Output Data Rate				10 x f <sub>BPF</sub>		ksps
Output Data Resolution				16		Bits
LOWPASS FILTER						
Corner Frequency	fLPF	-3dB		0.1 x f <sub>BPF</sub>		kHz
Rolloff				40		dB/Decade
Output Data Rate				5 x f <sub>BPF</sub>		ksps
Output Data Resolution				16		Bits
SAR ADC						
Resolution		Measurement	12			Bito
nesolution		No missing codes	11			DIIS
Integral Nonlinearity		Tested at 125ksps		±1	±2	LSB
Differential Nonlinearity		Tested at 125ksps	-2		+2	LSB
Offset Error				±1	±3	mV
Offset-Error Drift				±5		µV/°C
Gain Error					±1	%
Gain-Error Temperature Coefficient				±0.4		ppmFS/°C
Input-Referred Noise		At ADC inputs		400		μV <sub>RMS</sub>
		Unipolar	0		V <sub>REF</sub>	V
		Bipolar	-V <sub>REF</sub> /2		+V <sub>REF</sub> /2	v
Absolute Input Range			0		VAVDD	V
Input Leakage Current				±0.1		μA
Conversion Time		13 ADCCLK cycles at 2MHz			6.5	μs
Input Capacitance				14		pF
Track-and-Hold Acquisition Time		Three ADCCLK cycles at 2MHz			1.5	μs
Turn-On Time		Eight ADCCLK cycles at 2MHz			4	μs
Conversion Clock	<b>f</b> ADCCLK		0.5		4	MHz
Conversion Rate		$f_{ADCCLK} = 4MHz$ (not production tested)			250	ksps

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V$ , system clock  $(f_{SYSCLK}) = 16MHz$ , burst frequency  $(f_{BURST}) =$  bandpass frequency  $(f_{BPF}) = 50$ kHz,  $C_{REFBG} = C_{REF} = 1\mu$ F in parallel with  $0.01\mu$ F,  $f_{ADCCLK} = 2$ MHz (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE BUFFER						
Offset				5		mV
Minimum Load			2.5			kΩ
Output Bypass Capacitor				0.47		μF
EXTERNAL VOLTAGE REFE	RENCE (Re	ference Buffer Disabled)				
Reference Input Range		Applied at REF	1.0		VAVDD	V
Reference Input Impedance		Measured at REF with the SAR and sigma-delta ADCs running at maximum frequency		50		kΩ
INTERNAL VOLTAGE REFER	ENCE (REF	FBG)				
Initial Accuracy			2.45	2.5	2.55	V
Maximum Temperature Coefficient				100		ppm/°C
Output Impedance				1.1		kΩ
Power-Supply Rejection Ratio		V <sub>AVDD</sub> = 3.0V to 3.6V		60		dB
Output Noise				0.5		mV <sub>RMS</sub>
PROGRAMMABLE BURST-FI	REQUENCY	OSCILLATOR				
Burst-Frequency Range			0.025		1.335	MHz
Burst-Frequency Resolution				0.1		%
Burst-Frequency Locking		Change from 40kHz to 60kHz		5		mo
Time		Change from 50kHz to 50.5kHz		2		1115
CRYSTAL OSCILLATOR						
		Tested crystal frequency		16		
Frequency Range		Minimum crystal frequency		4		MHz
		External clock input	4		16	
Temperature Stability		Excluding crystal		25		ppm/°C
Startup Time		16MHz crystal		10		ms
XIN Input Low Voltage		When driven with external clock source			0.3 x V <sub>DVDD</sub>	V
XIN Input High Voltage		When driven with external clock source	0.7 x V <sub>DVDD</sub>			V
INTERNAL RC OSCILLATOR						
Frequency				13.5		MHz
Initial Accuracy				10.5		%
Temperature Drift		$T_A = T_{MIN}$ to $T_{MAX}$		700		ppm
Supply Rejection		V <sub>DVDD</sub> = 2.25V to 2.75V		-1.5		%

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V$ , system clock  $(f_{SYSCLK}) = 16MHz$ , burst frequency  $(f_{BURST}) = bandpass$  frequency  $(f_{BPF}) = 50$ kHz,  $C_{REFBG} = C_{REF} = 1\mu$ F in parallel with 0.01 $\mu$ F,  $f_{ADCCLK} = 2$ MHz (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	со	NDITIONS	MIN	ТҮР	МАХ	UNITS
+2.5V LINEAR REGULATOR	(REG2P5)	1		1			1
REG2P5 Output Voltage				2.38		2.62	V
Load Current						50	mA
Output Short-Circuit Current		REG2P5 shorted	d to DGND		100		mA
POWER REQUIREMENTS							
		DVDD		2.25	2.5	2.75	
Supply Voltage Range		AVDD		3.00	3.3	3.6	V
		DVDDIO		4.5	5.0	5.5	
		All analog funct	tions enabled		12	18	mA
		All analog funct	tions disabled		3	10	μA
			LNA		2.4		mΔ
			Sigma-delta ADC		12		
			SAR ADC, 250ksps, f <sub>ADCCLK</sub> = 4MHz		600		
			PLL		300		
AVDD Supply Current		AVDD supply	Supply voltage supervisors		3		μA
		Current	Internal voltage reference		220		
		Reference buffer		300			
			Bias (any AVDD module enabled)		1.5		mA
DVDD Supply Current					11		mA
DVDDIO Supply Current					2.5		mA
DIGITAL INPUTS (GPIO, UAR	T, JTAG, S	PI™)					
Input High Voltage				Vdvddio - 1			V
Input Low Voltage						0.8	V
Input Hysteresis		V <sub>DVDDIO</sub> = 5.0V	1		500		mV
Input Leakage Current		Digital input vo DVDDIO, pullup	ltage = DGND or disabled		±0.01	±1	μΑ
Pullup/Pulldown Resistance		Pulled up to DV down to DGND	DDIO internally, pulled internally		150		kΩ
Input Capacitance					15		pF



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V$ , system clock  $(f_{SYSCLK}) = 16MHz$ , burst frequency  $(f_{BURST}) =$  bandpass frequency  $(f_{BPF}) = 50$ kHz, CREFBG = CREF = 1µF in parallel with 0.01µF, f\_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise specified. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SPI INTERFACE TIMING (Fig	ures 11 and	112)				
SPI Master Operating Frequency	1/t <sub>MCK</sub>	0.5 x fsysclk			8	MHz
SPI Slave Operating Frequency	1/tsck	0.25 x fsysclk			4	MHz
SCLK Output Pulse-Width High/Low	tMCH, tMCL		t <sub>MCK</sub> /2 - 25			ns
MOSI Output Hold Time After SCLK Sample Edge	tмон		t <sub>MCK</sub> /2 - 25			ns
MOSI Output Valid to Sample Edge	tMOV		t <sub>MCK</sub> /2 - 25			ns
MISO Input Valid to SCLK Sample Edge	tMIS		25			ns
MISO Input Hold Time After SCLK Sample Edge	tMIH		0			ns
SCLK Inactive to MOSI Inactive	t <sub>MLH</sub>		0			ns
SCLK Input Pulse-Width High/Low	tscн, tscL			t <sub>SCK</sub> /2		ns
SS Active to First Shift Edge	tsse		4tsysclk			ns
MOSI Input Setup Time to SCLK Sample Edge	tsis		25			ns
MOSI Input Hold Time After SCLK Sample Edge	tsih		25			ns
MISO Output Valid After SCLK Shift Edge Transition	tsov				50	ns
SS Inactive Duration	t <sub>SSH</sub>		tsysclk + 25			ns
SCLK Inactive to SS Rising Edge	tsD		t <sub>SYSCLK</sub> + 25			ns
FLASH PROGRAMMING			·			
Flash Frase Time		Mass erase	200			ms
110011 21000 111110		Page erase (512 bytes per page)	20			1110
Flash Programming Time		20µs per word	657			ms
Write/Erase Cycles			10,000			Cycles
Data Retention		Average temperature = $+85^{\circ}C$	15			Years

Note 1: Noise measured at bandpass filter output with ECHO+ and ECHO- shorted divided by the gain with fBPF = 50kHz.

Note 2: Gain adjust resolution typically ranges between 6.25% and 12.5%.

Note 3: LIN 2.0 specifies a maximim data rate of 20kbps. Higher data rates could be possible with compatible devices and suitable line conditions.

### **Typical Operating Characteristics**

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, f_{SYSCLK} = 16MHz$ , burst frequency = bandpass frequency = 50kHz, T<sub>A</sub> = +25°C, unless otherwise noted.)



### Typical Operating Characteristics (continued)

(VDVDDIO = +5V, VAVDD = +3.3V, VDVDD = +2.5V, f<sub>SYSCLK</sub> = 16MHz, burst frequency = bandpass frequency = 50kHz, T<sub>A</sub> = +25°C, unless otherwise noted.)





1.0

0.5

0

0

20

40 60

REG2P5 LOAD CURRENT (mA)

### **Detailed Description**

The ultrasonic distance-measurement peripherals in the MAXQ7667 include a burst signal generator for acoustic transmission and mixed signal circuits for amplifying and digitizing echo signals ranging between 25kHz and 100kHz. The burst signal is a square wave with adjustable duty cycle and pulse count. The burst is derived either directly from the system clock or from a programmable PLL locked to the system clock. The MAXQ7667 effectively digitizes the echo signals received at the ECHOP and ECHON inputs using an LNA, sigma-delta ADC with variable analog gain amplifier, noise-limiting digital bandpass filter, digital fullwave rectifier, and a digital lowpass filter (see the Typical Application Circuit/Functional Diagram). The device detects echo signals at the burst frequency with amplitudes ranging from 10µVP-P to 100mVP-P. Echoes greater than 100mVP-P and less than 2VP-P are internally clipped but do not saturate the receiver. To optimize echo reception, the clock used for processing the echo locks to the burst frequency. The MAXQ7667's burst generator can generate higher frequencies, but the maximum usable frequency for the echo receive path is 100kHz . For applications requiring transducer frequencies above 100kHz, implement an external echo receive path. The SAR ADC can then digitize the filtered echo envelope.

An integrated 16-bit RISC  $\mu$ C (MAXQ20) provides timing control, signal processing, and data I/O. The 16-bit Harvard architecture RISC core executes most instructions in a single clock cycle from instruction fetch to cycle completion. The MAXQ20 provides optimal performance for noise-sensitive analog applications. The MAXQ7667 includes a 13.5MHz RC oscillator, external crystal oscillator, watchdog timer, schedule timer, three general-purpose Type 2 timers/counters, two 8-bit GPIO ports, SPI interface, JTAG interface, LIN capable UART interface, 12-bit SAR ADC with five multiplexed input channels, supply-voltage monitors, and a voltage reference for communication, diagnostics, and miscellaneous support.

### **Burst Controller**

The MAXQ7667 provides a square-wave burst signal at the BURST output. Use the burst control to transmit an ultrasonic signal. Typical applications use the burst signal to switch an external transistor that drives a highvoltage transformer, which excites the transducer (see the *Typical Application Circuit/Functional Diagram*). Use software to configure the duty cycle, frequency, number of pulses, and drive current of the burst. See Section 17 of the *MAXQ7667 User's Guide*.

Derive the burst signal either directly from the system clock or from a programmable oscillator phase locked to the system clock (Figure 1). Using the system clock limits the burst frequency to one of 16 choices. Integer division of the system clock generates these 16 frequencies. The PLL allows a fractional division of the system clock. Any frequency within the PLL range is selectable to a resolution of 0.13% or better.

When using the internal PLL, connect external filter components (C1, R1, and C2) to FILT as shown in Figure 1. These components filter the analog voltage that controls the VCO in the PLL. The filter component values shown in the figure are suitable for the entire PLL frequency range.



Figure 1. Burst Transmission Stage

**MAXQ7667** 

### SAR ADC Analog Input Track-and-Hold (T/H)

Figures 6 and 7 show the equivalent input circuit of the MAXQ7667 analog input architecture. During acquisition (track), a sampling capacitor charges to the positive input voltage at AINO–AIN4 in single-ended mode or AIN0 and AIN2 in differential mode while a second sampling capacitor connects to AGND in single-ended mode or AIN1 and AIN3 in differential mode. The ADC conversion start source and the ADC dual mode selection bits control the T/H timing.

### **Voltage Reference**

The MAXQ7667 supports three possible voltage reference sources for ADC conversion; 2.5V internal buffered bandgap reference, external source, and AVDD. The internal 2.5V bandgap reference has high initial accuracy and temperature coefficient of typically less than 100ppm/°C. When operating in internal reference mode, either the buffered output of the internal reference or AVDD connects to the SAR ADC while the buffered output of the internal reference connects to the sigma-delta ADC. When operating in external reference mode, an external source ranging between 1V and VAVDD applied at either the REF or REFBG inputs pro-



Figure 6. Equivalent Input Circuit (Track/Acquisition Mode)

vides the reference to the SAR ADC and sigma-delta ADC. Bypass REFBG and REF to AGND with a  $0.47\mu$ F capacitor for optimum performance. See Section 14 of the *MAXQ7667 User's Guide*.

### **Schedule Timer**

The MAXQ7667's schedule timer provides general timekeeping and software synchronization to an external I/O. The schedule timer features include the following:

- 16-bit autoreload up-counter for the timer
- Programmable 16-bit alarm register
- Alarm interrupts
- Schedule timer incremented by a programmable system clock prescaler (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128)
- Schedule timer up-counter resettable through an external I/O pin, which allows synchronization of a schedule timer to an external event
- Wake-up alarm to pull the system clock from stopmode to normal operation

Figure 8 shows a simplified block diagram of the schedule timer.



Figure 7. Equivalent Input Circuit (Hold/Conversion Mode)



Figure 8. Schedule-Timer Module Block Diagram



Figure 9. Type 2 Timer/Counter in 16-Bit Mode



Figure 11. SPI Timing Diagram in Master Mode



Figure 12. SPI Timing Diagram in Slave Mode

**MAXQ7667** 



Figure 13. Port 0 Digital I/O Basic Circuitry. Port 1 Circuitry is the Same as Port 2.

Connect bypass capacitors at each power-supply input as close as possible to the device. Use a bypass capacitor less than  $0.47\mu$ F on DVDDIO. For most applications,  $0.1\mu$ F bypass capacitors are adequate.

### **Supply Brownout Monitor**

Power supplies DVDD, AVDD, and DVDDIO each include a brownout monitor/supervisor that alerts the  $\mu$ C when their corresponding supply voltages drop below the interrupt threshold. Activate each brownout monitor independently using the corresponding brownout enable bits: VDBE, VIBE, and VABE.

### Reset

In reset mode, no instruction execution occurs and all inputs/outputs return to their default states. Code execution resumes at address 8000h (in the utility ROM) once the reset condition is removed. Four different sources reset the MAXQ7667: POR, watchdog timer reset, external reset, and internal system reset.

During normal operation, force RESET low for at least four system clock cycles for an external reset. Set the ROD bit in the SC register, while the SPE bit in the ICDF register is set, for an internal system reset. See Section 16 of the *MAXQ7667 User's Guide*.

### Power-On Reset (POR)

The MAXQ7667 includes a DVDD voltage supervisor to control the  $\mu$ C POR. On power-up, internal circuitry pulls RESET low and resets all the internal registers. RESET is held low for the duration of the power-on delay after VDVDD rises above the DVDD reset threshold. The internal RC oscillator starts up and software execution begins at the reset vector location 8000h immediately after the device exits POR while RESET is



not externally forced low. An internal POR flag indicates the source of a reset. Ramp up the DVDD supply at a minimum rate of 60mV/ms to keep the device in POR until DVDD fully settles.

### Watchdog Timer

The primary function of the watchdog timer is to watch for stalled or stuck software. The watchdog timer performs a controlled system restart when the  $\mu$ P fails to write to the watchdog timer register before a selectable timeout interval expires. The internal 13.5MHz RC oscillator drives the MAXQ7667's watchdog timer.

Figure 14 shows the watchdog timer functions as the source of both the watchdog interrupt and watchdog reset. The watchdog interrupt timeout period is programmable to  $2^{12}$ ,  $2^{15}$ ,  $2^{18}$ , or  $2^{21}$  cycles of the RC oscillator resulting in a nominal range of 273µs to 139.8ms. The watchdog reset timeout period is a fixed 512 RC clock cycles (34µs). When enabled, the watchdog generates an interrupt upon expiration; then, if not reset within 512 RC clock cycles, the watchdog asserts RESET low for eight RC clock cycles.

### Hardware Multiplier/Accumulator

A hardware multiplier supports high-speed multiplications. The multiplier completes a 16-bit x 16-bit multiplication in a single clock cycle and contains a 48-bit accumulator. The multiplier is a peripheral that performs seven different multiplication operations:

- Unsigned 16-bit multiplication
- Unsigned 16-bit multiplication and accumulation
- Unsigned 16-bit multiplication and subtraction



Figure 14. Watchdog Functional Diagram



- Signed 16-bit multiplication
- Signed 16-bit multiplication and negation
- Signed 16-bit multiplication and accumulation
- Signed 16-bit multiplication and subtraction

### **MAXQ** Core Architecture

The MAXQ20  $\mu$ C is an accumulator-based Harvard memory architecture. Fetch and execution operations complete in one clock cycle without pipelining because the instruction contains both the op code and data. The  $\mu$ C streamlines 16 million instructions per second (MIPS). Integrated 16-level hardware stack enables fast subroutine calling and task switching. Manipulate data quickly and efficiently with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers automatically increment or decrement following an operation, eliminating the need for software intervention.

### **Instruction Set**

The instruction set consists of a total of 33 fixed-length 16-bit instructions that operate on registers and memory locations. The highly orthogonal instruction set allows arithmetic and logical operations to use any register along with the accumulator. System registers control functionality common to all MAXQ  $\mu$ Cs, while peripheral registers control peripherals and functions specific to the MAXQ7667. All registers are subdivided into register modules.

The architecture is transport-triggered. Writes or reads from certain register locations potentially have side effects. These side effects form the basis for the higher level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are implemented as MOVE instructions between system registers. The assembler handles all the instruction encoding.

### **Memory Organization**

In addition to the internal register space, the device incorporates several memory areas:

- 16Kwords of flash memory for program storage
- 2Kword of SRAM for storage of temporary variables
- 4Kwords utility ROM
- 16-level, 16-bit-wide hardware stack for storage of program return addresses and general-purpose use

Use the internal memory-management unit (MMU) to map data memory space into a predefined program memory segment for code execution from data memory. Use the MMU to map program memory space as data space for access to constant data stored in program

### Data Memory

memory. Access physical memory segments (other than the stack and register memories) as either program memory or data memory, but not both at once.

By default, the memory is arranged in a Harvard architecture, with separate address spaces for program and data memory. The configuration of program and data space depends on the current execution location.

- When executing code from flash memory, access the SRAM and utility ROM in data space.
- When executing code from SRAM, access the flash memory and utility ROM in data space.
- When executing code from the utility ROM, access the flash memory and SRAM in data space.

### Utility ROM (see Section 18 of the MAXQ7667 User's Guide)

The utility ROM is a  $4K \times 16$  block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines called from application software. The subroutines include:

- In-system programming (bootloader) over the JTAG or UART interface
- In-circuit debug routines
- Test routines (internal memory tests, memory loader, etc.)
- User-callable routines for in-application flash programming and code space table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution immediately jumps to the start of the userapplication code (located at address 0000h) or to one of the special routines mentioned above. Call the routines within the utility ROM using the application software. Refer to the *MAXQ7667 User's Guide* for more information on the utility ROM contents.

Password protect in-system programming, in-application programming, and in-circuit debugging functions using a password-lock (PWL) bit. The PWL bit is implemented in the SC register. When the PWL bit is set to one (POR default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When the PWL bit is cleared to zero, these utilities are fully accessible without the password. The password is automatically set to all ones following a mass erase. The 2K x 16 internal data SRAM maps into either program or data space. The contents of the SRAM are maintained during stop mode and across non-POR resets, as long as DVDD remains within the operating voltage range.

A data memory cycle requires only one system clock period to support fast internal execution. This allows a complete read or write operation on SRAM in one clock cycle. The MMU handles data memory mapping and access control. Read or write to the data memory with word or byte-wide commands.

### Stack Memory

The MAXQ7667 provides a 16 x 16 hardware stack to support subroutine calls and system interrupts. A 16-bit wide internal hardware stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced.

### **Register Set**

Sets of registers control most functions. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types; system registers and peripheral registers. The register set common to most MAXQ-based devices, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality. Tables 1 and 3 show the MAXQ7667 register set.

### Programming

Two different methods program the flash memory: insystem programming and in-application programming. Both methods afford great flexibility in system design as well as reduce the life-cycle cost of the embedded system. The MAXQ7667 password protects these features to prevent unauthorized access to code memory.

### In-System Programming

An internal bootstrap loader reloads the device over a simple JTAG or UART interface allowing cost savings in system software upgrade. During power-up, the MAXQ7667 first checks for activity on the JTAG port. If no activity is present, the device checks if a password-protected program is present. If the password is set,

the application code executes. The application codes initiate reprogramming. If the password is not set, the MAXQ7667 monitors the UART for an autobaud character (0x0D). If this character is received, the device sets its serial baud rate and initiates a boot loader procedure. If 0x0D is not received after five seconds, the device begins execution of the application code.

The following bootloader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

### In-Application Programming

The in-application programming feature allows the  $\mu$ C to modify its own flash program memory while simultaneously executing its application software. This allows on the fly software updates in mission-critical applications that cannot afford downtime. Erase and program the flash memory using the flash programming functions in the utility ROM. Refer to Section 18 of the *MAXQ7667 User's Guide* for a detailed description of the utility ROM functions.

### **Stop Mode**

Power consumption reaches its minimum in stop mode (STOP = 1). In this mode, the external oscillator, internal RC oscillator, system clock, and all processing halts. Trigger an enabled external interrupt input or directly apply an external reset on RESET to exit stop mode. Upon exiting stop mode, the  $\mu$ C either waits for the external high-frequency crystal to complete its warmup period or starts execution immediately from its internal RC oscillator while the crystal warms up.

### Interrupts

Multiple interrupt sources quickly respond to internal and external events. The MAXQ architecture uses a single interrupt vector (IV) and single interrupt-service routine (ISR) design. Enable interrupts globally, individually, or by module. When an interrupt condition occurs, its individual flag is set even if the interrupt source is disabled at the local, module, or global level. Clear interrupt flags within the interrupt routine to avoid repeated false interrupts from the same source. Provide an adequate delay between the write to the flag and the RETI instruction using application software to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up. Once software control transfers to the ISR, use the interrupt identification register (IIR) to determine if the source of the interrupt is a system register or peripheral register. The specified module identifies the specific interrupt source. The following interrupt sources are available:

- Watchdog interrupt
- External interrupts 0-7 on port 0 and port 1
- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 1 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 2 low compare, low overflow, and overflow interrupts
- Schedule timer alarm interrupt
- SPI data transfer complete, mode fault, write collision and receive overrun interrupts
- UART transmit, receive interrupts
- LIN mode master or slave interrupt
- SAR ADC data ready interrupt
- Echo envelope LPF output, FIFO full, and comparator interrupts
- Digital and I/O voltage brownout interrupts
- High-frequency oscillator failure interrupt

### Table 1. System Register Map

MODULE NAME (BASE SPECIFIER) REGISTER INDEX AP (8h) A (9h) PFX (Bh) IP (Ch) SP (Dh) DPC (Eh) DP (Fh) AP IP 0h A[0] PFX[0] \_\_\_\_ \_\_\_\_ SP 1h APC PFX[1] A[1] \_\_\_\_ 2h \_\_\_\_ A[2] PFX[2] \_\_\_\_ IV \_\_\_\_ \_\_\_\_ 3h \_\_\_\_ \_\_\_\_ A[3] PFX[3] \_\_\_\_ OFFS DP[0] 4h PSF PFX[4] DPC **A**[4] \_\_\_\_ \_\_\_\_ \_\_\_\_ 5h IC PFX[5] GR A[5] \_\_\_\_ \_\_\_\_ IMR GRL 6h A[6] **PFX[6]** \_\_\_\_ LC[0] \_\_\_\_ 7h \_\_\_\_ **A**[7] PFX[7] LC[1] BΡ DP[1] \_ 8h SC **A[8]** GRS \_\_\_\_ \_\_\_\_ \_\_\_\_ 9h \_\_\_\_ A[9] \_\_\_\_ \_\_\_\_ \_\_\_\_ GRH \_\_\_\_ Ah A[10] GRXL \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ Bh IIR A[11] FP \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ Ch \_\_\_\_ A[12] \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ Dh A[13] \_\_\_\_ \_\_\_\_ \_\_\_\_ \_ \_\_\_\_ \_\_\_\_ Eh CKCN A[14] \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_ Fh WDCN A[15] \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_

Note: Registers in italics are read-only. Registers in bold are 16-bit wide.

**MAXQ7667** 

REGISTER								REGI	STER BIT							
	15	14	13	12	1	10	6	8	7	9	5	4	3	2	1	0
										Ι	Ι			AP (4	t Bits)	
L									0	0	0	0	0	0	0	0
									CLR	IDS	Ι		I	MOD2	MOD1	MODO
									0	0	0	0	0	0	0	0
DOE									Ζ	S	Ι	GPF1	GPFO	VO	U	ш
									-	0	0	0	0	0	0	0
Ċ										Ι	CGDS		I	Ι	SNI	IGE
2									0	0	0	0	0	0	0	0
ami									IMS		IM5	IM4	IM3	IM2	IM1	IMO
									0	0	0	0	0	0	0	0
C U									TAP		CDA1	CDA0		ROD	PWL	
20									-	0	0	0	0	0	°*	0
									IIS		115	114	113	112	111	011
⋸									0	0	0	0	0	0	0	0
									XTRC		RGMD	STOP	SWB	PMME	CD1	CDO
									°*	0	0	0	0	0	0	0
									POR	EWDI	WD1	WD0	WDIF	WTRF	EWT	RWT
									°*s	s*	0	0	0	s*	s*	0
V[2] (0 15)								A[n]	(16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DEV[n] (0 7)								PFX[n	1] (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u>_</u>								) AI	16 Bits)							
<u>-</u>	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0					Ι						Ι			SP (4	t Bits)	
ō	0	0	0	0	0	0	0	0	0	0	0	0	-	-	+	٢
2								) >	16 Bits)							
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
								[0]	[ (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10[1]								LC[1]	[ (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
*Bits indicated L Guide for more	by an "s" informatic	are only	affected	by a PO	R and nc	it by oth€	er forms	of reset.	These t	oits are s	set to 0 af	ter a POF	R. Befer tu	o the MA)	XQ7667 L	Jser's

Table 2. System Register Bit and Reset Values

### 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## **MAXQ7667**

so

0

0

								REGI	STER BIT							
	15	14	13	12	1	10	6	œ	2	9	5	4	e	2	-	•
												OFFS	(8 Bits)			
									0	0	0	0	0	0	0	0
												WBS2	WBS1	WBSO	SDPS1	SDPSO
	0	0	0	0	0	0	0	0	0	0	0	-	-	-	0	0
C C	GR15	GR14	GR13	GR12	GR11	GR10	GR9	GR8	GR7	GR6	GR5	GR4	GR3	GR2	GR1	GRO
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ē									GRL7	GRL6	GRL5	GRL4	GRL3	GRL2	GRL1	GRLO
									0	0	0	0	0	0	0	0
								BP	(16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
U U U	GRS15	GRS14	GRS13	GRS12	GRS11	GRS10	GRS9	GRS8	GRS7	GRS6	GRS5	GRS4	GRS3	GRS2	GRS1	GRSO
015	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									GR15	GR14	GR13	GR12	GR11	GR10	GR9	GR8
									0	0	0	0	0	0	0	0
2 C	GRXL15	GRXL14	GRXL13	GRXL12	GRXL11	GRXL10	<b>GRXL9</b>	GRXL8	GRXL7	<b>GRXL6</b>	GRXL5	GRXL4	<b>GRXL3</b>	GRXL2	GRXL1	GRXLO
<b>GIAL</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8								Ę	(16 Bits)							
_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
וטוסט								DP[0	[(16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
								DP[1	] (16 Bits)							
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
*Bits indicated	hv an "s"	are only	affected	hv a PO	R and no	ot hv othe	ar forms	of recei	t Thece	hite are	cot to D a	fter a POI	Rafar 1	to the MA	XO7667	l leer'e

16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

ΓO

# Table 2. System Register Bit and Reset Values (continued)

Guide for more information.

### Table 3. Peripheral Register Map

REGISTER			MODULE NAME (	BASE SPECIFIER)		
INDEX	M0 (0h)	M1 (1h)	M2 (2h)	M3 (3h)	M4 (4h)	M5 (5h)
0h	PO0	MCNT	T2CNA0	T2CNA2		BPH
1h	PO1	MA	T2H0	T2H2		BTRN
2h		MB	T2RH0	T2RH2		SARC
3h	EIFO	MC2	T2CH0	T2CH2		RCVC
4h	EIF1	MC1	T2CNA1			PLLF
5h		MC0	T2H1	CNT1		AIE
6h		SPIB	T2RH1	SCON		CMPC
7h		SPICN	T2CH1	SBUF		CMPT
8h	PIO	SPICF	T2CNB0	T2CNB2		ASR
9h	PI1	SPICK	T2V0	T2V2		SARD
Ah			T2R0	T2R2		LPFC
Bh	EIE0	_	T2C0	T2C2		OSCC
Ch	EIE1	MC1R	T2CNB1	FSTAT		BPFI
Dh		MCOR	T2V1	ERRR		BPFO
Eh		SCNT	T2R1	CHKSUM		LPFD
Fh	_	STIM	T2C1	ISVEC	_	LPFF
10h	PD0	SALM	T2CFG0	T2CFG2	_	APE
11h	PD1	FPCTL	T2CFG1	STA0		—
12h	_	_	_	SMD		FGAIN
13h	EIES0	_	_	FCON	_	B1COEF
14h	EIES1	_	_	CNT0	_	B2COEF
15h	—	—	—	CNT2	_	B3COEF
16h	—	—	_	IDFB	_	A2A
17h	_	RCTRM	_	SADDR	_	A2B
18h	PS0	_	ICDT0	SADEN	_	
19h	PS1	—	ICDT1	BT	_	A2D
1Ah	_	_	ICDC	TMR	—	
1Bh	PR0	_	ICDF	—	_	A3A
1Ch	PR1	ID0	ICDB	_		A3B
1Dh		ID1	ICDA	_		
1Eh			ICDD			A3D
1Fh		_	_	_		

### **MAXQ7667**

# Table 4. Peripheral Register Bit Functions and Reset Values (continued)

DECICTED								REGI	STER BIT							
אבטוטו בא	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
ICDF			•			(	(	(		(	•	•	PSS1	PSSO	SPE	TXC
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDB	0	<	0	<	<	<	0	<	ICDB.7	ICDB.6	ICDB.5	ICDB.4	ICDB.3	ICDB.2	ICDB.1	ICDB.0
	ICDA15	ICDA14	ICDA13	ICDA12	ICDA11	ICDA10	ICDA9	ICDA8	ICDA7	ICDA6	ICDA5	ICDA4	ICDA3	ICDA2	ICDA1	ICDAO
ICUA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDD	ICDD15	ICDD14	ICDD13	ICDD12	ICDD11	ICDD10	ICDD9	ICDD8	ICDD7	ICDD6	ICDD5	ICDD4	ICDD3	ICDD2	ICDD1	ICDD0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA2	0	(	0	0	0	0	0		ET2	120E0	T2POL0	IR2L	, TR2	CPRL2	SS2	G2EN
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2H2	<	0	0	0	0	0	0	0	T2H27	T2H26	T2H25	T2H24	T2H23	T2H22	T2H21	T2H20
	-		-			-	5			0 TOPLOS				100100		
T2RH2	<	<	<	<	<	c	<	0	124421	07HH20	CZHHZI	12HH24	12HH23	22.442.1		02HHZI
									T2CH27	TPCH26	TOCHOR	T2CH24	T2CH23	T2CH22	T2CH21	TPCH20
T2CH2	0	0	0	0	0	0	0	0	0	071071	0	0	0	0	0	0
	,			,	,	,		,	RTN	ð	FL5	FL4	FL3	FL2	EL1	FLO
CNT1	0	0	0	0	0	0	0	0	-	50	0	0	0	0	0	0
1000									SM0/FE	SM1	SM2	REN	TB8	RB8	F	æ
SCON	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SDIF	1		1		1		1		SBUF7	SBUF6	SBUF5	SBUF4	SBUF3	SBUF2	SBUF1	SBUFO
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TPCNB2	I	I	I		I		I		ET2L	T20E1	T2POL1	I	TF2	TF2L	TCC2	TC2L
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V2	T2V215	T2V214	T2V213	T2V212	T2V211	T2V210	T2V29	T2V28	T2V27	T2V26	T2V25	T2V24	T2V23	T2V22	T2V21	T2V20
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R2	T2R215	T2R214	T2R213	T2R212	T2R211	T2R210	T2R29	T2R28	T2R27	T2R26	T2R25	T2R24	T2R23	T2R22	T2R21	T2R20
	0	0	0	0	0	0	0	0000	0	0	0	0	0	0	0	0
T2C2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	,					,			,			TFAE	TFE	RFF	RFAF	BFE
FSIAI	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	-
										OTE	DME	OKE	P1	ЫЕ	PO	POE
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CHKSUM	CHKSUM15	CHKSUM14	CHKSUM13	CHKSUM12	CHKSUM11	CHKSUM10	CHKSUM9	CHKSUMB	CHKSUM7	CHKSUM6	CHKSUM5	CHKSUM4	CHKSUM3	CHKSUM2	CHKSUM1	CHKSUMO
									>		>		ICVEC3	IC/IEUo	ICVEC1	ISVEOD
ISVEC	c	c	c	c	c	c	c	0	c	c	c	c	1	1	1	1
						•			T2C1	T2DIV2	T2DIV1	T2DIV0	T2MD	CCF1	CCF0	C/T2
1201021	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
STAD				,		(		•	•		0		(	(	NP	BUSY
	-	-	-	0	-	0	0	0			0	-	0		0	
SMD			0		<		<			2	<	0			awor	
						>					TXFT1	TXFTD	RXFT1	BXFTO	Ъ	N
FCON	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OTINC									MU	FP1	FP0	INE	AUT	INIT	LUN1	LUNO
	0	0	0	0	0	0	0	0	-	0	0	0	-	0	0	0
CNT2	I											DMIS	Μ	НВО	FBS	BTH
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IDFB			IDFBH5	IDFBH4	IDFBH3	IDFBH2	IDFBH1	IDFBH0			IDFBL5	IDFBL4	IDFBL3	IDFBL2	IDFBL1	IDFBLO
	0	0	-	-	-	-	-	-	0	0	0	0	0	0	0	0
SADDR	0	0	0	0	0	0	0	0		0HUH6	0 0		0	0	0	0
	,	,	,	,	,	,	,	»	SADEN7	SADEN6	SADEN5	SADEN4	SADEN3	SADEN2	SADEN1	SADENO
SADEN	6	-	0	-	-	0	6	0	-	C		-	C	c	- -	c

**16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System** 



### \_Applications Information

### **Development and Technical Support**

A variety of highly versatile, affordably priced development tools for this  $\mu$ C are available from Maxim and third-party suppliers, including:

- Compilers
- Evaluation kit
- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found at <u>www.maxim-ic.com/MAXQ\_tools</u>.

Technical support is available at <u>https://support.maxim-ic.com/micro</u>.

### Additional Documentation

Designers must have the following documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation. The following documents can be downloaded from **www.maxim-ic.com/microcontrollers**.

- This MAXQ7667 data sheet, which contains electrical/timing specifications and pin descriptions.
- The MAXQ7667 revision-specific errata sheet (www.maxim-ic.com/errata).
- The *MAXQ7667 Family User's Guide*, which contains detailed information on core features and operation, including programming.



### **Chip Information**

PROCESS: CMOS

### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
48 LQFP	C48+2	<u>21-0054</u>

### **Pin Configuration**

MAXQ766