

Welcome to [E-XFL.COM](#)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Active
Core Processor	-
Core Size	16-Bit
Speed	16MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	16
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	2.25V ~ 2.75V
Data Converters	A/D 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/maxq7667aacm">https://www.e-xfl.com/product-detail/analog-devices/maxq7667aacm</a>

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2\text{MHz}$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>+2.5V LINEAR REGULATOR (REG2P5)</b>						
REG2P5 Output Voltage			2.38	2.62		V
Load Current				50		mA
Output Short-Circuit Current		REG2P5 shorted to DGND	100			mA
<b>POWER REQUIREMENTS</b>						
Supply Voltage Range		DVDD	2.25	2.5	2.75	V
		AVDD	3.00	3.3	3.6	
		DVDDIO	4.5	5.0	5.5	
AVDD Supply Current		All analog functions enabled	12	18		mA
		All analog functions disabled	3	10		$\mu A$
		LNA	2.4			mA
		Sigma-delta ADC	12			
		SAR ADC, 250ksps, $f_{ADCCLK} = 4\text{MHz}$	600			$\mu A$
		PLL	300			
		Supply voltage supervisors	3			
		Internal voltage reference	220			
		Reference buffer	300			
		Bias (any AVDD module enabled)	1.5			mA
DVDD Supply Current			11			mA
DVDDIO Supply Current			2.5			mA
<b>DIGITAL INPUTS (GPIO, UART, JTAG, SPI™)</b>						
Input High Voltage			$V_{DVDDIO} - 1$			V
Input Low Voltage			0.8			V
Input Hysteresis		$V_{DVDDIO} = 5.0V$	500			mV
Input Leakage Current		Digital input voltage = DGND or DVDDIO, pullup disabled	$\pm 0.01$	$\pm 1$		$\mu A$
Pullup/Pulldown Resistance		Pulled up to DVDDIO internally, pulled down to DGND internally	150			$k\Omega$
Input Capacitance			15			pF

SPI is a trademark of Motorola, Inc.

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2MHz$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIGITAL OUTPUTS (GPIO, UART, JTAG, SPI)</b>						
Output Low Voltage		$I_{SINK} = 0.5mA$ , drive strength = low			0.4	V
		$I_{SINK} = 1.0mA$ , drive strength = high			0.4	
Output High Voltage		$I_{SOURCE} = 0.5mA$ , drive strength = low	$V_{DVDDIO} - 0.5$			V
		$I_{SOURCE} = 1.0mA$ , drive strength = high	$V_{DVDDIO} - 0.5$			
Maximum Output Impedance		Drive strength = low		880		$\Omega$
		Drive strength = high		450		
Three-State Leakage				$\pm 0.01$	$\pm 1$	$\mu A$
Three-State Capacitance				15		pF
<b>BURST OUTPUT</b>						
Output Low Voltage		$I_{SINK} = 8mA$		0.4		V
Output High Voltage		$I_{SOURCE} = 8mA$	$V_{DVDDIO} - 0.5$			V
Maximum Output Impedance		Drive strength = low		90		$\Omega$
		Drive strength = high		45		
Three-State Leakage				$\pm 0.01$	$\pm 1$	$\mu A$
Three-State Capacitance				15		pF
Short-Circuit Current		Burst drive set to high		50		mA
<b>RESET</b>						
Internal Pullup Resistance		Pulled up to DVDDIO		120		k $\Omega$
Output Low Voltage		$I_{SINK} = 0.5mA$		0.4		V
Output High Voltage		No external load	$V_{DVDDIO} - 0.5$			V
Input Low Voltage		When driven by external source		0.8		V
Input High Voltage		When driven by external source	$V_{DVDDIO} - 1$			V
<b>UART/LIN INTERFACE (UTX, URX)</b>						
UART Baud Rates		Asynchronous mode (system clock/32)		500		kbps
		Synchronous mode (system clock/8)		2000		
		LIN 2.0 compatibility (Note 3)		1	20	

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DVDDIO} = +5V$ ,  $V_{AVDD} = +3.3V$ ;  $V_{DVDD} = +2.5V$ , system clock ( $f_{SYSCLK}$ ) = 16MHz, burst frequency ( $f_{BURST}$ ) = bandpass frequency ( $f_{BPF}$ ) = 50kHz,  $C_{REFBG} = C_{REF} = 1\mu F$  in parallel with  $0.01\mu F$ ,  $f_{ADCCLK} = 2\text{MHz}$  (SAR data rate = 125ksps),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SPI INTERFACE TIMING (Figures 11 and 12)</b>						
SPI Master Operating Frequency	$1/t_{MCK}$	$0.5 \times f_{SYSCLK}$		8		MHz
SPI Slave Operating Frequency	$1/t_{SCK}$	$0.25 \times f_{SYSCLK}$		4		MHz
SCLK Output Pulse-Width High/Low	$t_{MCH}, t_{MCL}$		$t_{MCK}/2 - 25$			ns
MOSI Output Hold Time After SCLK Sample Edge	$t_{MOH}$		$t_{MCK}/2 - 25$			ns
MOSI Output Valid to Sample Edge	$t_{MOV}$		$t_{MCK}/2 - 25$			ns
MISO Input Valid to SCLK Sample Edge	$t_{MIS}$		25			ns
MISO Input Hold Time After SCLK Sample Edge	$t_{MIH}$		0			ns
SCLK Inactive to MOSI Inactive	$t_{MLH}$		0			ns
SCLK Input Pulse-Width High/Low	$t_{SCH}, t_{SCL}$		$t_{SCK}/2$			ns
SS Active to First Shift Edge	$t_{SSE}$		$4t_{SYSCLK}$			ns
MOSI Input Setup Time to SCLK Sample Edge	$t_{SIS}$		25			ns
MOSI Input Hold Time After SCLK Sample Edge	$t_{SIH}$		25			ns
MISO Output Valid After SCLK Shift Edge Transition	$t_{SOV}$		50			ns
SS Inactive Duration	$t_{SSH}$		$t_{SYSCLK} + 25$			ns
SCLK Inactive to SS Rising Edge	$t_{SD}$		$t_{SYSCLK} + 25$			ns
<b>FLASH PROGRAMMING</b>						
Flash Erase Time		Mass erase	200			ms
		Page erase (512 bytes per page)	20			
Flash Programming Time		20 $\mu s$ per word	657			ms
Write/Erase Cycles			10,000			Cycles
Data Retention		Average temperature = $+85^\circ C$	15			Years

**Note 1:** Noise measured at bandpass filter output with ECHO+ and ECHO- shorted divided by the gain with  $f_{BPF} = 50\text{kHz}$ .

**Note 2:** Gain adjust resolution typically ranges between 6.25% and 12.5%.

**Note 3:** LIN 2.0 specifies a maximum data rate of 20kbps. Higher data rates could be possible with compatible devices and suitable line conditions.

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System


## Pin Description (continued)

PIN	NAME	FUNCTION
21	XOUT	Crystal Oscillator Output. Connect an external crystal or resonator between XIN and XOUT. Leave XOUT unconnected when driving XIN with a 2.5V level clock or when an external clock source is not used.
22	REG2P5	+2.5V Voltage Regulator Output
23	REG3P3	+3.3V Voltage Regulator Output
24	GATE5	+5V DVDDIO Voltage Regulator Control Output. GATE5 controls an external npn or nMOS transistor that passes power to DVDDIO.
25	RESET	Reset Input/Output. RESET is open drain with an internal pullup resistor to DVDDIO. Internal circuitry pulls RESET low when $V_{DVDDIO}$ falls below its brownout reset value or watchdog reset is enabled and the watchdog timeout period expires. Force RESET low externally for manual reset.
26	FILT	PLL VCO Control Input. Connect external filter components on FILT for the internal PLL circuit. See the <i>Typical Application Circuit/Functional Diagram</i> .
27, 32	AVDD	Analog Supply Voltage. Connect all AVDD inputs directly to a +3.3V source or to REG3P3 for self-powered operation. Bypass each AVDD to AGND with a $0.1\mu F$ capacitor as close as possible to the device.
28, 31, 33	AGND	Analog Ground. Connect all AGND nodes together. Connect to DGND at a single point.
29	ECHON	Negative Echo Input. AC-couple ECHON to an ultrasonic transducer.
30	ECHOP	Positive Echo Input. AC-couple ECHOP to an ultrasonic transducer.
34	REF	ADC Reference Input/Reference Buffer Output. When using the internal reference, the buffered bandgap reference voltage ( $V_{REF}$ ) is provided for both SAR and sigma-delta ADCs. When using an external reference, apply an external voltage source ranging between 1V and $V_{AVDD}$ at REF. Disable the reference buffer when applying an external reference at REF. Bypass REF to AGND with a $0.47\mu F$ capacitor.
35	REFBG	+2.5V Reference Output/Reference Buffer Input. Bypass to AGND with a $0.47\mu F$ capacitor.
36	AIN0	SAR ADC Input 0. AIN0 pairs with AIN1 in differential mode.
37	AIN1	SAR ADC Input 1. AIN1 pairs with AIN0 in differential mode.
38	AIN2	SAR ADC Input 2. AIN2 pairs with AIN3 in differential mode.
49	AIN3	SAR ADC Input 3. AIN3 pairs with AIN2 in differential mode.
40	AIN4	SAR ADC Input 4
41	N.C.	No Connection. Internally connected. Leave unconnected.
45	BURST	Burst Output. Burst is the ultrasonic transducer excitation pulse output. BURST remains in three-state mode on power-up.
46	P1.0/TDO	Port 1 Data 0/JTAG Output. P1.0 is a general-purpose digital I/O. TDO is the JTAG serial data output. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 11.
47	P1.1/TMS	Port 1 Data 1/JTAG Test Mode-Select Input. P1.1 is a general-purpose digital I/O. TMS is the JTAG mode-select input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 11.
48	P1.2/TDI	Port 1 Data 2/JTAG Input. P1.2 is a general-purpose digital I/O. TDI is the JTAG serial data input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 11.

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**Typical Application Circuit/Functional Diagram**

**MAXQ7667**



# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Detailed Features

- ◆ Smart Analog Peripherals
  - Dedicated Ultrasonic Burst Generator
  - Echo Receiving Path
    - Low-Noise Amplifier
    - Time Variable Gain Amplifier
    - 16-Bit Sigma-Delta ADC
    - Digital Bandpass Filter
    - Full-Wave Rectifier and Digital Lowpass Filter
    - 8-Deep, 16-Bit Wide FIFO Simplifies Real-Time Processing
    - Magnitude Comparator
  - 5-Channel, 12-Bit SAR ADC with 250ksps Sampling Rate
  - Internal Bandgap Voltage Reference for the ADCs (Also Accepts External Voltage Reference)
- ◆ Timer/Digital I/O Peripherals
  - SPI Interface
  - Three 16-Bit (or Six 8-Bit) Programmable Type 2 Timers/Counters
  - 16-Bit Schedule Timer
  - Programmable Watchdog Timer
  - 16 General-Purpose Digital I/Os with Multipurpose Capability
- ◆ High-Performance, Low-Power, 16-Bit RISC Core
  - 1MHz–16MHz Operation, Approaching 1MIPS per 1MHz
  - Low Power (< 2.5mA/MIPS, DVDD = +2.5V)
  - 16-Bit Instruction Word, 16-Bit Data Bus
  - 33 Instructions (Most Require Only One Clock Cycle)
  - 16-Level Hardware Stack
  - Three Independent Data Pointers with Automatic Increment/Decrement
- ◆ Program and Data Memory
  - Internal 32KB Program Flash
  - Internal 4KB Data RAM
  - Internal 8KB Utility ROM
- ◆ Crystal/Clock Module
  - 1MHz–16MHz External Crystal Oscillator
  - 13.5MHz Internal RC Oscillator
  - External Clock Source Operation
- ◆ 16 x 16 Hardware Multiplier with 48-Bit Accumulator, Single Clock Cycle Operation
- ◆ Power-Management Module
  - Power-On Reset (POR)
  - Power-Supply Supervisor/Brownout Detection for All Supplies
  - On-Chip +5V, +3.3V, and +2.5V Regulators for Single Supply Operation
- ◆ JTAG Interface
  - Extensive Debug and Emulation Support
  - In-System Test Capability
  - Flash-Memory-Program Download
- ◆ UART
  - Synchronous and Asynchronous Transfers
  - Independent Baud-Rate Generator
  - 2-Wire Interface
  - Transmit and Receive FIFOs
- ◆ LIN
  - Supports LIN 1.3, LIN 2.0, and SAE J2602
  - Automatic Baud-Rate Detection and LIN Frame Synchronization
  - Up to 64 Bytes Frame Length
  - Automatic Calculation of Standard (LIN 1.3) and Enhanced (LIN 2.0) Checksums
- ◆ 7mm x 7mm, 48-Pin LQFP Package
- ◆ -40°C to +125°C Operating Temperature Range

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Detailed Description

The ultrasonic distance-measurement peripherals in the MAXQ7667 include a burst signal generator for acoustic transmission and mixed signal circuits for amplifying and digitizing echo signals ranging between 25kHz and 100kHz. The burst signal is a square wave with adjustable duty cycle and pulse count. The burst is derived either directly from the system clock or from a programmable PLL locked to the system clock. The MAXQ7667 effectively digitizes the echo signals received at the ECHOP and ECHON inputs using an LNA, sigma-delta ADC with variable analog gain amplifier, noise-limiting digital bandpass filter, digital full-wave rectifier, and a digital lowpass filter (see the *Typical Application Circuit/Functional Diagram*). The device detects echo signals at the burst frequency with amplitudes ranging from 10 $\mu$ V<sub>P-P</sub> to 100mV<sub>P-P</sub>. Echoes greater than 100mV<sub>P-P</sub> and less than 2V<sub>P-P</sub> are internally clipped but do not saturate the receiver. To optimize echo reception, the clock used for processing the echo locks to the burst frequency. The MAXQ7667's burst generator can generate higher frequencies, but the maximum usable frequency for the echo receive path is 100kHz. For applications requiring transducer frequencies above 100kHz, implement an external echo receive path. The SAR ADC can then digitize the filtered echo envelope.

An integrated 16-bit RISC  $\mu$ C (MAXQ20) provides timing control, signal processing, and data I/O. The 16-bit Harvard architecture RISC core executes most instructions in a single clock cycle from instruction fetch to cycle completion. The MAXQ20 provides optimal performance for noise-sensitive analog applications.

The MAXQ7667 includes a 13.5MHz RC oscillator, external crystal oscillator, watchdog timer, schedule timer, three general-purpose Type 2 timers/counters, two 8-bit GPIO ports, SPI interface, JTAG interface, LIN capable UART interface, 12-bit SAR ADC with five multiplexed input channels, supply-voltage monitors, and a voltage reference for communication, diagnostics, and miscellaneous support.

### Burst Controller

The MAXQ7667 provides a square-wave burst signal at the BURST output. Use the burst control to transmit an ultrasonic signal. Typical applications use the burst signal to switch an external transistor that drives a high-voltage transformer, which excites the transducer (see the *Typical Application Circuit/Functional Diagram*). Use software to configure the duty cycle, frequency, number of pulses, and drive current of the burst. See Section 17 of the *MAXQ7667 User's Guide*.

Derive the burst signal either directly from the system clock or from a programmable oscillator phase locked to the system clock (Figure 1). Using the system clock limits the burst frequency to one of 16 choices. Integer division of the system clock generates these 16 frequencies. The PLL allows a fractional division of the system clock. Any frequency within the PLL range is selectable to a resolution of 0.13% or better.

When using the internal PLL, connect external filter components (C1, R1, and C2) to FILT as shown in Figure 1. These components filter the analog voltage that controls the VCO in the PLL. The filter component values shown in the figure are suitable for the entire PLL frequency range.




Figure 1. Burst Transmission Stage

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System


## Echo Receive Path

### Low-Noise Amplifier (LNA)

The LNA provides a 40V/V fixed gain to the input signal. The differential inputs of the LNA are ECHOP and ECHON. For proper biasing of the LNA, AC-couple the transducer or any external circuitry to ECHOP and ECHON. For a single-ended input signal, AC-couple the signal to ECHOP with a 0.01 $\mu$ F capacitor and connect ECHON to AGND through a 0.01 $\mu$ F capacitor placed as close as possible to the signal source. The outputs of the LNA connect to the inputs of a 16-bit sigma-delta ADC and can connect internally to the AIN0 and AIN1 inputs of the SAR ADC for external monitoring (Figure 2).

### Diagnostic Signals

An analog multiplexer located at the input of the LNA selects one of three possible signals for processing by the echo receive path; the normal echo signal AC-coupled to the ECHOP and ECHON inputs, 0V signal, or a 2mVp-P internally generated signal (Figure 2). The 2mVp-P square-wave signal, with frequency and duty cycle matching the burst signal, allows the echo receive chain to process a simulated echo.



\*R = ECHO INPUT RESISTANCE. SEE THE ELECTRICAL CHARACTERISTICS SECTION.

Figure 2. Echo Receive Path

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Sigma-Delta ADC

The MAXQ7667 features a 16-bit sigma-delta ADC with an analog gain adjustable from 38dB to 60dB (including the fixed LNA gain) with a maximum gain step of 12.5% (typical). Gain changes settle within one ADC conversion. Use software to create a virtual time variable gain amplifier. A digital bandpass and lowpass filters remove switching glitches and DC offset at the output of the ADC.

In a typical application, the software sets the gain to a low value when the burst is first sent and increases the gain as the time from when the burst was sent increases. As a result, strong echoes from nearby objects are processed without clipping while small signals from distant objects are processed with the maximum gain. The ADC samples the amplified echo signal from the LNA at 80 times the burst output frequency. The ADC provides conversion results at a data rate equal to 10 times the burst output frequency. The ADC conversion results also load to an 8-deep first-in-first-out (FIFO) at the native data rate or a separate time base without loading the CPU.

## Digital Bandpass Filter

The digital bandpass filter has a center frequency that tracks the burst output frequency. The bandpass width is 14% of the center frequency. The bandpass filter provides the 16-bit output data at a data rate equal to 10 times the burst output frequency.

## Full-Wave Rectifier

The full-wave rectifier detects the envelope of the digital bandwidth filter output to generate a DC output proportional to the peak-to-peak amplitude of the input signal. Full-wave rectification allows the digital lowpass filter to respond faster without excessive ripple.

## Digital Lowpass Filter

The lowpass filter removes the ripple from the full-wave detector output. The output of the lowpass filter is available at a data rate equal to five times the burst output frequency. The corner frequency is 1/5 the burst frequency with approximately 40dB per decade rolloff. The 16-bit output data of the lowpass filter is stored in a FIFO register with a depth of eight samples. The MAXQ7667 allows data transfer from the lowpass filter




Figure 3. SAR ADC Block Diagram

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## JTAG Interface

The joint test action group (JTAG) IEEE 1149.1 standard defines a unique method for in-circuit testing and programming. The MAXQ7667 conforms to this standard, implementing an external test access port (TAP) and internal TAP controller for communication with a JTAG bus master, such as an automatic test equipment (ATE) system. The MAXQ7667 JTAG interface does not allow boundary scan. For detailed information on the TAP and TAP controller, refer to IEEE Std 1149.1 “IEEE Standard Test Access Port and Boundary-Scan Architecture” on the IEEE website at [www.standards.ieee.org](http://www.standards.ieee.org).

The TAP controller communicates synchronously with the host system (bus master) through four digital I/Os: test mode select (TMS), test clock (TCK), test data input (TDI), and test data output (TDO). The internal TAP module consists of shift registers and a TAP controller (Figure 10). The shift registers serve as transmit and receive data buffers for a debugger. Maintain the maximum TCK clock frequency to below 1/8 the system clock frequency for proper operation.




Figure 10. JTAG Interface Block Diagram

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System




Figure 11. SPI Timing Diagram in Master Mode




Figure 12. SPI Timing Diagram in Slave Mode

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System




Figure 13. Port 0 Digital I/O Basic Circuity. Port 1 Circuitry is the Same as Port 2.

Connect bypass capacitors at each power-supply input as close as possible to the device. Use a bypass capacitor less than  $0.47\mu F$  on DVDDIO. For most applications,  $0.1\mu F$  bypass capacitors are adequate.

### Supply Brownout Monitor

Power supplies DVDD, AVDD, and DVDDIO each include a brownout monitor/supervisor that alerts the µC when their corresponding supply voltages drop below the interrupt threshold. Activate each brownout monitor independently using the corresponding brownout enable bits: VDBE, VIBE, and VABE.

### Reset

In reset mode, no instruction execution occurs and all inputs/outputs return to their default states. Code execution resumes at address 8000h (in the utility ROM) once the reset condition is removed.

Four different sources reset the MAXQ7667: POR, watchdog timer reset, external reset, and internal system reset.

During normal operation, force RESET low for at least four system clock cycles for an external reset. Set the ROD bit in the SC register, while the SPE bit in the ICDF register is set, for an internal system reset. See Section 16 of the *MAXQ7667 User's Guide*.

### Power-On Reset (POR)

The MAXQ7667 includes a DVDD voltage supervisor to control the µC POR. On power-up, internal circuitry pulls RESET low and resets all the internal registers. RESET is held low for the duration of the power-on delay after  $V_{DVDD}$  rises above the DVDD reset threshold. The internal RC oscillator starts up and software execution begins at the reset vector location 8000h immediately after the device exits POR while RESET is

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

not externally forced low. An internal POR flag indicates the source of a reset. Ramp up the DVDD supply at a minimum rate of 60mV/ms to keep the device in POR until DVDD fully settles.

## Watchdog Timer

The primary function of the watchdog timer is to watch for stalled or stuck software. The watchdog timer performs a controlled system restart when the µP fails to write to the watchdog timer register before a selectable timeout interval expires. The internal 13.5MHz RC oscillator drives the MAXQ7667's watchdog timer.

Figure 14 shows the watchdog timer functions as the source of both the watchdog interrupt and watchdog reset. The watchdog interrupt timeout period is programmable to 2<sup>12</sup>, 2<sup>15</sup>, 2<sup>18</sup>, or 2<sup>21</sup> cycles of the RC oscillator resulting in a nominal range of 273µs to 139.8ms. The watchdog reset timeout period is a fixed 512 RC clock cycles (34µs). When enabled, the watchdog generates an interrupt upon expiration; then, if not reset within 512 RC clock cycles, the watchdog asserts RESET low for eight RC clock cycles.

## Hardware Multiplier/Accumulator

A hardware multiplier supports high-speed multiplications. The multiplier completes a 16-bit x 16-bit multiplication in a single clock cycle and contains a 48-bit accumulator. The multiplier is a peripheral that performs seven different multiplication operations:

- Unsigned 16-bit multiplication
- Unsigned 16-bit multiplication and accumulation
- Unsigned 16-bit multiplication and subtraction




Figure 14. Watchdog Functional Diagram

- Signed 16-bit multiplication
- Signed 16-bit multiplication and negation
- Signed 16-bit multiplication and accumulation
- Signed 16-bit multiplication and subtraction

## MAXQ Core Architecture

The MAXQ20 µC is an accumulator-based Harvard memory architecture. Fetch and execution operations complete in one clock cycle without pipelining because the instruction contains both the op code and data. The µC streamlines 16 million instructions per second (MIPS). Integrated 16-level hardware stack enables fast subroutine calling and task switching. Manipulate data quickly and efficiently with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers automatically increment or decrement following an operation, eliminating the need for software intervention.

## Instruction Set

The instruction set consists of a total of 33 fixed-length 16-bit instructions that operate on registers and memory locations. The highly orthogonal instruction set allows arithmetic and logical operations to use any register along with the accumulator. System registers control functionality common to all MAXQ µCs, while peripheral registers control peripherals and functions specific to the MAXQ7667. All registers are subdivided into register modules.

The architecture is transport-triggered. Writes or reads from certain register locations potentially have side effects. These side effects form the basis for the higher level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are implemented as MOVE instructions between system registers. The assembler handles all the instruction encoding.

## Memory Organization

In addition to the internal register space, the device incorporates several memory areas:

- 16Kwords of flash memory for program storage
- 2Kword of SRAM for storage of temporary variables
- 4Kwords utility ROM
- 16-level, 16-bit-wide hardware stack for storage of program return addresses and general-purpose use

Use the internal memory-management unit (MMU) to map data memory space into a predefined program memory segment for code execution from data memory. Use the MMU to map program memory space as data space for access to constant data stored in program

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

the application code executes. The application codes initiate reprogramming. If the password is not set, the MAXQ7667 monitors the UART for an autobaud character (0x0D). If this character is received, the device sets its serial baud rate and initiates a boot loader procedure. If 0x0D is not received after five seconds, the device begins execution of the application code.

The following bootloader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

## In-Application Programming

The in-application programming feature allows the  $\mu$ C to modify its own flash program memory while simultaneously executing its application software. This allows on the fly software updates in mission-critical applications that cannot afford downtime. Erase and program the flash memory using the flash programming functions in the utility ROM. Refer to Section 18 of the *MAXQ7667 User's Guide* for a detailed description of the utility ROM functions.

## Stop Mode

Power consumption reaches its minimum in stop mode ( $STOP = 1$ ). In this mode, the external oscillator, internal RC oscillator, system clock, and all processing halts. Trigger an enabled external interrupt input or directly apply an external reset on  $\overline{RESET}$  to exit stop mode. Upon exiting stop mode, the  $\mu$ C either waits for the external high-frequency crystal to complete its warmup period or starts execution immediately from its internal RC oscillator while the crystal warms up.

## Interrupts

Multiple interrupt sources quickly respond to internal and external events. The MAXQ architecture uses a single interrupt vector (IV) and single interrupt-service routine (ISR) design. Enable interrupts globally,

individually, or by module. When an interrupt condition occurs, its individual flag is set even if the interrupt source is disabled at the local, module, or global level. Clear interrupt flags within the interrupt routine to avoid repeated false interrupts from the same source. Provide an adequate delay between the write to the flag and the RETI instruction using application software to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up. Once software control transfers to the ISR, use the interrupt identification register (IIR) to determine if the source of the interrupt is a system register or peripheral register. The specified module identifies the specific interrupt source. The following interrupt sources are available:

- Watchdog interrupt
- External interrupts 0–7 on port 0 and port 1
- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 1 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 2 low compare, low overflow, and overflow interrupts
- Schedule timer alarm interrupt
- SPI data transfer complete, mode fault, write collision and receive overrun interrupts
- UART transmit, receive interrupts
- LIN mode master or slave interrupt
- SAR ADC data ready interrupt
- Echo envelope LPF output, FIFO full, and comparator interrupts
- Digital and I/O voltage brownout interrupts
- High-frequency oscillator failure interrupt

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**Table 2. System Register Bit and Reset Values**

REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP									—	—	—	—	—	—	—	AP (4 Bits)
APC									0	0	0	0	0	0	0	0
PSF									CLR	IDS	—	—	—	MOD2	MOD1	MOD0
IC									0	0	0	0	0	0	0	0
IMR									Z	S	—	GPF1	GPF0	OV	C	E
SC									1	0	0	0	0	0	0	0
IIR									—	CGDS	—	—	—	INS	IGE	
CKCN									0	0	0	0	0	0	0	0
WDCN									IMS	—	IM5	IM4	IM3	IM2	IM1	IMO
A[n] (0..15)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PFX[n] (0..7)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SP	—	—	—	—	—	—	—	—	—	—	—	—	—	SP (4 Bits)		
IV	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
LC[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[1]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[0] (16 Bits)																
LC[1] (16 Bits)																

\*Bits indicated by an "S" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7667 User's Guide for more information.

**Table 4. Peripheral Register Bit Functions and Reset Values**

REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
P00	—	—	0	0	0	0	0	—	P007	P006	P005	P004	P003	P002	P001	P000	
P01	0	0	0	0	0	0	0	—	P017	P016	P015	P014	P013	P012	P011	P010	
EIF0	—	—	—	—	—	—	—	—	IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0	
EIF1	0	0	0	0	0	0	0	0	—	IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0
P10	—	—	—	—	—	—	—	—	P107	P106	P105	P104	P103	P102	P101	P100	
P11	0	0	0	0	0	0	0	0	ST	ST	ST	ST	ST	ST	ST	ST	
EIE0	—	—	—	—	—	—	—	—	EX7	EX6	EX5	EX4	EX3	EX2	EX1	EX0	
EIE1	0	0	0	0	0	0	0	0	—	EX7	EX6	EX5	EX4	EX3	EX2	EX1	EX0
PD0	—	—	—	—	—	—	—	—	PD07	PD06	PD05	PD04	PD03	PD02	PD01	PD00	
PD1	0	0	0	0	0	0	0	0	—	PD17	PD16	PD15	PD14	PD13	PD12	PD11	PD10
EIES0	—	—	—	—	—	—	—	—	IT7	IT6	IT5	IT4	IT3	IT2	IT1	IT0	
EIES1	0	0	0	0	0	0	0	0	—	IT7	IT6	IT5	IT4	IT3	IT2	IT1	IT0
PS0	0	0	0	0	0	0	0	0	—	PS07	PS06	PS05	PS04	PS03	PS02	PS01	PS00
PS1	—	—	—	—	—	—	—	—	PS17	PS16	PS15	PS14	PS13	PS12	PS11	PS10	
PR0	0	0	0	0	0	0	0	0	—	PR07	PR06	PR05	PR04	PR03	PR02	PR01	PR00
PR1	0	0	0	0	0	0	0	0	—	PR17	PR16	PR15	PR14	PR13	PR12	PR11	PR10
MCNT	—	—	—	—	—	—	—	—	OF	MCW	C LD	S Q U	O P C S	M S U B	M M A C	S U S	
MA15	0	0	0	0	0	0	0	0	—	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
MA	0	0	0	0	0	0	0	0	—	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
MB	0	0	0	0	0	0	0	0	—	MC26	MC25	MC24	MC23	MC22	MC21	MC20	
MC22	MC215	MC214	MC213	MC212	MC211	MC210	MC209	MC208	MC207	MC06	MC05	MC04	MC03	MC02	MC01	MC00	
MC1	0	MC115	MC114	MC113	MC111	MC110	MC119	MC118	MC117	MC16	MC15	MC14	MC13	MC12	MC11	MC10	
MC0	0	MC015	MC014	MC013	MC012	MC011	MC010	MC009	MC008	MC007	MC006	MC005	MC004	MC003	MC002	MC001	
SPIB	0	SPIB15	SPIB14	SPIB13	SPIB12	SPIB11	SPIB10	SPIB9	SPIB8	SPIB7	SPIB6	SPIB5	SPIB4	SPIB3	SPIB2	SPIB1	
SPICK	—	—	—	—	—	—	—	—	SPICK7	SPICK6	SPICK5	SPICK4	SPICK3	SPICK2	SPICK1	SPICK0	
SPICN	—	—	—	—	—	—	—	—	STBY	SPIC	ROVR	WCOL	MDFF	MDEF	MSTM	SPIN	
SPICF	—	—	—	—	—	—	—	—	ESPII	SAS	—	—	—	CHR	CKPHA	CKPOL	
MC1R	0	MC1R15	MC1R14	MC1R13	MC1R12	MC1R11	MC1R10	MC1R9	MC1R8	MC1R7	MC1R6	MC1R5	MC1R4	MC1R3	MC1R2	MC1R1	
MC0R	0	MC0R15	MC0R14	MC0R13	MC0R12	MC0R11	MC0R10	MC0R9	MC0R8	MC0R7	MC0R6	MC0R5	MC0R4	MC0R3	MC0R2	MC0R1	
MC0R0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**MAXQ7667**

**Table 4. Peripheral Register Bit Functions and Reset Values (continued)**

REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCNT	—	—	—	—	—	STDIV2	STDIV1	STDIV0	S\$SYNC\_EN	SALIE	SALMF	—	—	—	SALME	STIME
STIM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SALM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FPCNTL	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	DPMG
RCTRM	—	—	—	—	—	—	—	—	RCTRM8	RCTRM7	RCTRM6	RCTRM5	RCTRM4	RCTRM3	RCTRM2	RCTRM0
ID0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2H0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2RH0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CH0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2CNA1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2H1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2RH1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2CH1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2CNB0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V0	T2V014	T2V015	T2V013	T2V012	T2V011	T2V010	T2V009	T2V008	T2V007	T2V006	T2V005	T2V004	T2V003	T2V002	T2V001	T2V000
T2R0	T2R015	T2R014	T2R013	T2R012	T2R011	T2R010	T2R009	T2R008	T2R007	T2R006	T2R005	T2R004	T2R003	T2R002	T2R001	T2R000
T2C0	T2C015	T2C014	T2C013	T2C012	T2C011	T2C010	T2C009	T2C008	T2C007	T2C006	T2C005	T2C004	T2C003	T2C002	T2C001	T2C000
T2CNB1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V1	T2V115	T2V114	T2V113	T2V112	T2V111	T2V110	T2V109	T2V108	T2V107	T2V106	T2V105	T2V104	T2V103	T2V102	T2V101	T2V100
T2R1	T2R115	T2R114	T2R113	T2R112	T2R111	T2R110	T2R109	T2R108	T2R107	T2R106	T2R105	T2R104	T2R103	T2R102	T2R101	T2R100
T2C1	T2C115	T2C114	T2C113	T2C112	T2C111	T2C110	T2C109	T2C108	T2C107	T2C106	T2C105	T2C104	T2C103	T2C102	T2C101	T2C100
T2CF60	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
T2CFG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDT0	ICDT015	ICDT014	ICDT013	ICDT012	ICDT011	ICDT010	ICDT009	ICDT008	ICDT007	ICDT006	ICDT005	ICDT004	ICDT003	ICDT002	ICDT001	ICDT000
ICDT1	ICDT115	ICDT114	ICDT113	ICDT112	ICDT111	ICDT110	ICDT109	ICDT108	ICDT107	ICDT106	ICDT105	ICDT104	ICDT103	ICDT102	ICDT101	ICDT100
ICDC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**MAXQ7667**

**Table 4. Peripheral Register Bit Functions and Reset Values (continued)**

REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ICDF	—	—	—	—	—	—	—	—	—	—	—	—	PSS1	PSS0	SPE	TXC	
ICDB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ICDA	0	0	0	0	0	0	0	0	0	0	0	0	ICDBA4	ICDBA3	ICDBA2	ICDBA1	
ICDA15	ICDA14	ICDA13	ICDA12	ICDA11	ICDA10	ICDA9	ICDA8	ICDA7	ICDA6	ICDA5	ICDA4	ICDA3	ICDA2	ICDA1	ICDAO	0	
ICDD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
T2CNA2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
T2RH2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
T2RH2	—	—	—	—	—	—	—	—	—	—	—	—	T2RH26	T2RH25	T2RH24	T2RH23	
T2CH2	0	0	0	0	0	0	0	0	0	0	0	0	T2CH26	T2CH25	T2CH24	T2CH23	
CN11	—	—	—	—	—	—	—	—	—	RTN	FL5	FL4	FL3	FL2	FL1	FL0	
SCON	0	0	0	0	0	0	0	0	0	SM0/FE	SM1	SM2	REN	TB8	R88	T1	R1
SBUF	—	—	—	—	—	—	—	—	—	SBUF7	SBUF6	SBUF5	SBUF4	SBUF3	SBUF2	SBUF1	SBUF0
T2CNB2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
T2V215	0	0	0	0	0	0	0	0	0	T2OE1	T2POL1	—	TF2L	TF2L	TCC2	TCL2	
T2V2	0	0	0	0	0	0	0	0	0	—	—	—	—	—	—	—	
T2R215	T2R214	T2R213	T2V212	T2V211	T2V210	T2V29	T2V28	T2V27	T2V26	T2V25	T2V24	T2V23	T2V22	T2V21	T2V20	T2V20	
T2R2	0	0	0	0	0	0	0	0	0	T2R27	T2R26	T2R25	T2R24	T2R23	T2R22	T2R21	T2R20
T2C215	T2C214	T2C213	T2C212	T2C211	T2C210	T2C29	T2C28	T2C27	T2C26	T2C25	T2C24	T2C23	T2C22	T2C21	T2C20	T2C20	
FSTAT	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
ERRR	—	—	—	—	—	—	—	—	—	OIE	DME	CKE	P1	PIE	P0	POE	
CHKSUM	CHKSUM5	CHKSUM14	CHKSUM13	CHKSUM12	CHKSUM11	CHKSUM10	CHKSUM9	CHKSUM8	CHKSUM7	CHKSUM6	CHKSUM5	CHKSUM4	CHKSUM3	CHKSUM2	CHKSUM1	CHKSUM0	
ISVEC	0	0	0	0	0	0	0	0	0	—	—	—	—	ISVEC3	ISVEC2	ISVEC1	
T2CFG2	—	—	—	—	—	—	—	—	—	T2C1	T2DN2	T2DN1	T2DM0	CCF1	CCF0	CT2	
STAO	—	—	—	—	—	—	—	—	—	—	—	—	—	—	INP	BUSY	
SMD	0	0	0	0	0	0	0	0	0	EIR	OF8	—	—	—	—	SMOD	FEDE
FCON	—	—	—	—	—	—	—	—	—	FRF	TXFT1	TXFT0	RXF10	OE	FEN	0	
CNT0	0	0	0	0	0	0	0	0	0	WU	FP1	FP0	INE	AUT	LUN1	LUN0	
CNT2	—	—	—	—	—	—	—	—	—	0	0	0	1	0	0	0	
IDFB	—	—	IDFBH5	IDFBH4	IDFBH3	IDFBH2	IDFBH1	IDFBH0	—	IDFBLS	IDFBL4	IDFBL3	IDFBL2	IDFBL1	IDFBLO	0	
SADDR	0	0	—	—	—	—	—	—	—	SADDR7	SADDR6	SADDR5	SADDR4	SADDR3	SADDR2	SADDR1	SADDRO
SADEN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
SADEN	0	0	0	0	0	0	0	0	0	SADEN7	SADEN6	SADEN5	SADEN4	SADEN3	SADEN2	SADEN1	SADENO

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

**Table 4. Peripheral Register Bit Functions and Reset Values (continued)**

REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BT	BT15	BT14	BT13	BT12	BT11	BT10	BT9	BT8	BT7	BT6	BT5	BT4	BT3	BT2	BT1	BT0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TMR	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10	TMR9	TMR8	TMR7	TMR6	TMR5	TMR4	TMR3	TMR2	TMR1	TMR0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BPH	BSTT	BDS	—	—	—	—	BPH8	BPH8	BPH7	BPH6	BPH5	BPH4	BPH3	BPH2	BPH1	BPH0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BTRN	BDIV3	BDIV2	BDIV1	BDIV0	BPOL	BCKS	BTRI	BGT	BCTN7	BCTN6	BCTN5	BCTN4	BCTN3	BCTN2	BCTN1	BCTN0
	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
SARC	—	—	—	—	SARMX2	SARMX1	SARMX0	SARDIF	SARBIP	SARDUL	SARFSEL	SAREY	SARFSD	SARCC2	SARCC1	SARCO
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RCYC	—	—	—	—	—	—	LNAQSEL	LNAQSEL	LNAISEL1	LNAISEL0	—	RCVGN4	RCVGN3	RCVGN2	RCVGN1	RCVGN0
	0	0	0	0	0	0	0	0	0	0	—	0	0	0	0	0
PLLF	—	—	—	—	—	—	PLLCO	PLL8	PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0
	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
AIE	—	—	—	—	—	—	—	—	XTE	VIBE	VDBIE	VABIE	CMPIE	LFIE	LPFIE	SARIE
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CMPC	CMPH14	CMPH13	CMPH12	CMPH11	CMPH10	CMPH9	CMPH8	CMPH7	CMPH6	CMPH5	CMPH4	CMPH3	CMPH2	CMPH1	CMPH0	CMPH0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CMPT	CMPT15	CMPT14	CMPT13	CMPT12	CMPT11	CMPT10	CMPT9	CMPT8	CMPT7	CMPT6	CMPT5	CMPT4	CMPT3	CMPT2	CMPT1	CMPT0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ASR	VIOLVL	DVLVL	AVLVL	CMPVL	—	—	XTRDY	X11	VIBI	VDBI	VABI	CMP1	LPFFL	LPFRDY	SARRDY	SARRDY
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SARD	—	—	—	SARD11	SARD10	SARD9	SARD8	SARD7	SARD6	SARD5	SARD4	SARD3	SARD2	SARD1	SARD0	SARD0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LPFC	FFIL3	FFIL2	FFIL1	FFD3	FFDP2	FFDP1	FFDP0	FFOV	—	—	—	—	FFLD	FFLS2	FFLS1	FFLS0
	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
OSCC	—	—	—	—	—	—	—	—	—	—	—	—	SARCD1	SARCD0	XTE	RCE
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BPF1	BPF15	BPF14	BPF13	BPF12	BPF11	BPF10	BPF9	BPF8	BPF7	BPF6	BPF5	BPF4	BPF3	BPF2	BPF1	BPF0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BPF0	BPF015	BPF014	BPF013	BPF012	BPF011	BPF010	BPF09	BPF08	BPF07	BPF06	BPF05	BPF04	BPF03	BPF02	BPF01	BPF00
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LPFD	LPFD15	LPFD14	LPFD13	LPFD12	LPFD11	LPFD10	LPFD9	LPFD8	LPFD7	LPFD6	LPFD5	LPFD4	LPFD3	LPFD2	LPFD1	LPFD0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LPFF	LPFF15	LPFF14	LPFF13	LPFF12	LPFF11	LPFF10	LPFF9	LPFF8	LPFF7	LPFF6	LPFF5	LPFF4	LPFF3	LPFF2	LPFF1	LPFF0
	—	RBUFFE	RSARE	BGE	LROPD	LRAPD	VIBE	VDPE	VABE	SARE	PLE	MDE	LNAE	BKSE	—	—
APE	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

**MAXQ7667**

# 16-Bit, RISC, Microcontroller-Based, Ultrasonic Distance-Measuring System

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/09	Initial release	—
1	7/09	Updated <i>Ordering Information</i> to indicate automotive qualified part	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

40 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2009 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.