

Welcome to E-XFL.COM

#### **Understanding Embedded - CPLDs (Complex** Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

De	tai	ls	

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	64
Number of Gates	2000
Number of I/O	32
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-1016e-100lj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






# Features

- HIGH-DENSITY PROGRAMMABLE LOGIC
- 2000 PLD Gates
- 32 I/O Pins, Four Dedicated Inputs
- 96 Registers
- High-Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH-PERFORMANCE E<sup>2</sup>CMOS® TECHNOLOGY
- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable (ISP™) 5V Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Device for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- Lead-Free Package Options

# ispLSI<sup>®</sup> 1016E

In-System Programmable High Density PLD

### **Functional Block Diagram**



### Description

The ispLSI 1016E is a High Density Programmable Logic Device containing 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, one Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1016E offers 5V non-volatile in-system programmability of the logic, as well as the interconnect to provide truly reconfigurable systems. A functional superset of the ispLSI 1016 architecture, the ispLSI 1016E device adds a new global output enable pin.

The basic unit of logic on the ispLSI 1016E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see Figure 1). There are a total of 16 GLBs in the ispLSI 1016E device. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.


LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **Functional Block Diagram**

### Figure 1. ispLSI 1016E Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI 1016E device contains two Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1016E device are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI 1016E device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



### Absolute Maximum Ratings <sup>1</sup>

Supply Voltage V <sub>CC</sub> 0.5 to +7.0V
Input Voltage Applied2.5 to V <sub>CC</sub> +1.0V
Off-State Output Voltage Applied2.5 to V <sub>CC</sub> +1.0V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to 125°C
Max. Junction Temp. (T <sub>J</sub> ) with Power Applied 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### **DC Recommended Operating Conditions**

SYMBOL		PARAMETER	MIN.	MAX.	UNITS
Vcc	Cuerty Valtage	Commercial $T_A = 0^{\circ}C$ to $+ 70^{\circ}C$	4.75	5.25	V
VCC	Supply Voltage	Industrial $T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	4.5	5.5	V
VIL	Input Low Voltage		0	0.8	V
VIH	Input High Voltage		2.0	V <sub>cc</sub> +1	V
				Tabl	e 2-0005/1016

### Capacitance (T<sub>A</sub>=25°C, f=1.0 MHz)

C1Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance8pfV_{CC} = 5.0V, V_{PIN} =(Commercial/Industrial)	ONS	TEST CONDITION	UNITS	TYPICAL	PARAMETER	SYMBOL
	2.0V	$V_{CC} = 5.0V, V_{PIN} = 2.0V$	pf	8		<b>C</b> <sub>1</sub>
$\mathbf{C}_2$ Y0 Clock Capacitance 12 pf $V_{CC} = 5.0V, V_{PIN} =$	2.0V	$V_{\rm CC} = 5.0 \text{V}, \ V_{\rm PIN} = 2.0 \text{V}$	pf	12	Y0 Clock Capacitance	<b>C</b> <sub>2</sub>

Table 2-0006/1016E

### **Data Retention Specifications**

SFIS

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
Erase/Reprogram Cycles	10000	_	Cycles

Table 2-0008/1016E



# **Switching Test Conditions**

Input Pulse Levels	GND t	o 3.0V	
Input Rise and Fall Time	-125	≤ 2 ns	
10% to 90%	-100, -80	≤ 3 ns	
Input Timing Reference Levels	1.5V		
Output Timing Reference Levels	1.{	5V	
Output Load	See Figure 2		
2 state levels are measured 0 EV/ from	Ta	able 2-0003/1016E	

3-state levels are measured 0.5V from steady-state active level.

### Output Load Conditions (see Figure 2)

	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	8	390Ω	35pF
D	Active Low	470Ω	390Ω	35pF
<u> </u>	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	×	390Ω	5pF
С	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	470Ω	390Ω	5pF
•		•		0004/40405

Table 2-0004/1016E

# **DC Electrical Characteristics**

### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITIC	N	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
VOL	Output Low Voltage	I <sub>OL</sub> = 8 mA		_	_	0.4	V
<b>V</b> он	Output High Voltage	I <sub>OH</sub> = -4 mA		2.4	-	-	V
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$		_	-	-10	μA
Ін	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$		_	-	10	μA
IL-isp	ispEN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$		_	-	-150	μA
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$		_	_	-150	μA
los <sup>1</sup>	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$		_	_	-200	mA
CC <sup>2, 4</sup>	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	_	90	_	mA
	operating rower supply current	f <sub>CLOCK</sub> = 1 MHz	Industrial	-	90	_	mA
			·			Table 2	-0007/1016E

1. One output at a time for a maximum duration of one second. V<sub>OUT</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.


2. Measured using four 16-bit counters.

3. Typical values are at  $V_{CC}$ = 5V and  $T_A$ = 25°C.

4. Maximum I<sub>cc</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption

section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.

### Figure 2. Test Load



\*CL includes Test Fixture and Probe Capacitance.

0213a



### **External Timing Parameters**

### **Over Recommended Operating Conditions**

	<b>TEST</b> <sup>4</sup>	<b>#</b> <sup>2</sup>	DESCRIPTION	-1	25	-1	00	-8	0	
PARAMETER	COND.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	А	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	1	7.5	Ι	10.0	—	15.0	ns
<b>t</b> pd2	А	2	Data Prop. Delay, Worst Case Path	Ι	10.0	Ι	13.0	_	18.5	ns
<b>f</b> max	А	3	Clk. Frequency with Int. Feedback <sup>3</sup>	125	-	100	-	84.0	-	MHz
<b>f</b> max (Ext.)	_	4	Clk. Frequency with Ext. Feedback $\left(\frac{1}{tsu^2 + tco1}\right)$	100	-	77.0	_	57.0		MHz
<b>f</b> max (Tog.)	-	5	Clk. Frequency, Max. Toggle $\left(\frac{1}{twh + tw1}\right)$	167	-	125	_	100		MHz
<b>t</b> su1	_	6	GLB Reg. Setup Time before Clk., 4 PT Bypass	5.0	-	7.0	-	8.5	-	ns
<b>t</b> co1	А	7	GLB Reg. Clk. to Output Delay, ORP Bypass	I	4.5	-	5.0	2	8.0	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clk., 4 PT Bypass	0.0	-	0.0	-	0.0	_	ns
<b>t</b> su2	—	9	GLB Reg. Setup Time before Clk.	5.5	-	8.0	) –	9.5	_	ns
<b>t</b> co2	_	10	GLB Reg. Clk. to Output Delay	Ι	5.5	-	6.0	-	9.5	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clk.	0.0	-	0.0	-	0.0	-	ns
<b>t</b> r1	А	12	Ext. Reset Pin to Output Delay		10.0	Ι	13.5	-	17.0	ns
<b>t</b> rw1	_	13	Ext. Reset Pulse Duration	5.0	-	6.5	_	10.0	_	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	1	12.0	Ι	15.0	-	20.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	-	12.0	-	15.0	-	20.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	I	7.0	١	9.0	_	10.5	ns
<b>t</b> goedis	С	17	Global OE Output Disable	Ι	7.0	-	9.0	-	10.5	ns
<b>t</b> wh	_	18	Ext. Sync. Clk. Pulse Duration, High	3.0	-	4.0	_	5.0	_	ns
twi	_	19	Ext. Sync. Clk. Pulse Duration, Low	3.0	-	4.0	-	5.0	_	ns
<b>t</b> su3	-	20	I/O Reg. Setup Time before Ext. Sync. Clk. (Y2, Y3)	3.0	-	3.5	-	4.5	_	ns
<b>t</b> h3	-	21	I/O Reg. Hold Time after Ext. Sync. Clk. (Y2, Y3)	0.0	-	0.0	_	0.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030-16/125,100, 80

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions Section.



# Internal Timing Parameters<sup>1</sup>

	<b>#</b> <sup>2</sup>	DECODICTION	-1	25	-1	00	-8	0	
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									
tiobp	22	I/O Register Bypass	_	0.3	_	0.4	_	0.6	ns
<b>t</b> iolat	23	I/O Latch Delay	-	1.8	_	2.4	_	3.6	ns
<b>t</b> iosu	24	I/O Register Setup Time before Clock	3.0	-	3.5	-	4.5		ns
<b>t</b> ioh	25	I/O Register Hold Time after Clock	-0.3	-	-0.4	-	-0.6		ns
tioco	26	I/O Register Clock to Out Delay	-	4.0	_	5.0	-	7.5	ns
<b>t</b> ior	27	I/O Register Reset to Out Delay	_	4.0	_	5.0		7.5	ns
<b>t</b> din	28	Dedicated Input Delay	_	2.2	_	2.6		3.9	ns
GRP									
<b>t</b> grp1	29	GRP Delay, 1 GLB Load	-	1.8	-	1.9	_	2.9	ns
<b>t</b> grp4	30	GRP Delay, 4 GLB Loads	-	1.9	-	2.2	_	3.3	ns
<b>t</b> grp8	31	GRP Delay, 8 GLB Loads	-	2.1	-	2.5	_	3.8	ns
<b>t</b> grp16	32	GRP Delay, 16 GLB Loads	-	2.4	_	3.1	_	4.7	ns
GLB									
<b>t</b> 4ptbpc	34	4 Product Term Bypass Path Delay (Combinatorial)		3.9	_	5.7	_	8.1	ns
<b>t</b> 4ptbpr	35	4 Product Term Bypass Path Delay (Registered)	-	3.9	_	5.6	_	7.3	ns
<b>t</b> 1ptxor	36	1 Product Term/XOR Path Delay	_	4.4	_	6.1	_	7.1	ns
t20ptxor	37	20 Product Term/XOR Path Delay	_	4.4	_	6.1	_	8.2	ns
<b>t</b> xoradj	38	XOR Adjacent Path Delay <sup>3</sup>	-	4.4	_	6.6	_	8.3	ns
<b>t</b> gbp	39	GLB Register Bypass Delay	-	1.0	_	1.6	-	1.9	ns
<b>t</b> gsu	40	GLB Register Setup Time before Clock	0.2	-	0.2	-	-0.6	-	ns
<b>t</b> gh	41	GLB Register Hold Time after Clock	1.5	-	2.5	-	4.3	-	ns
<b>t</b> gco	42	GLB Register Clock to Output Delay	_	1.8	_	1.9	_	2.9	ns
<b>t</b> gro	43	GLB Register Reset to Output Delay	_	4.4	_	6.3	_	7.0	ns
<b>t</b> ptre	44	GLB Product Term Reset to Register Delay	_	3.5	_	5.1	_	7.2	ns
<b>t</b> ptoe	45	GLB Product Term Output Enable to I/O Cell Delay	_	5.5	_	7.1	_	9.7	ns
<b>t</b> ptck	46	GLB Product Term Clock Delay	3.2	3.5	4.8	5.3	6.8	7.5	ns
ORP									
torp	47	ORP Delay	-	1.0	_	1.0	_	1.5	ns
torpbp •	48	ORP Bypass Delay	_	0.0	_	0.0	_	0.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

3. The XOR Adjacent path can only be used by Lattice hard macros.




### Internal Timing Parameters<sup>1</sup>

PARAMETER Outputs tob tsl toen	<b>#</b> <sup>2</sup>	DESCRIPTION		25		00	-8		UN
tob tsl		DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UN
tsl									
	49	Output Buffer Delay	-	1.4	_	1.7	_	3.0	r
toen	50	Output Slew Limited Delay Adder	-	10.0	_	10.0	_	10.0	G
	51	I/O Cell OE to Output Enabled	_	4.3	_	5.3	-	6.4	
<b>t</b> odis	52	I/O Cell OE to Output Disabled	_	4.3	_	5.3	-	6.4	
<b>t</b> goe	53	Global Output Enable	-	2.7	-	3.7	-	4.1	I
Clocks			_						
<b>t</b> gy0	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.3	1.3	1.4	1.4	2.1	2.1	I
<b>t</b> gy1/2	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.3	2.7	2.4	2.9	3.6	4.4	
<b>t</b> gcp	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	1.2	2.7	
<b>t</b> ioy1/2	57	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	0.0	0.3	0.0	0.4	0.0	0.6	I
tiocp	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	1.8	0.8	1.8	1.2	2.7	
Global Rese	et						•		
<b>t</b> gr	59	Global Reset to GLB and I/O Registers		3.2	_	4.5	_	5.5	
		idel in this data sheet for further details.							



# Specifications ispLSI 1016E


# ispLSI 1016E Timing Model



1. Calculations are based upon timing specifications for the ispLSI 1016E-125



### Maximum GRP Delay vs GLB Loads




### **Power Consumption**

Power consumption in the ispLSI 1016E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used.

Figure 3 shows the relationship between power and operating speed.

### Figure 3. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI 1016E using the following equation:

I<sub>CC</sub>(mA) = 23 + (# of PTs \* 0.52) + (# of nets \* max freq \* 0.004)

### Where:

# of PTs = Number of product terms used in design

# of nets = Number of signals used in device

Max freq = Highest clock frequency to the device (in MHz)

The I<sub>CC</sub> estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of four GLB loads on average exists and the device is filled with four 16-bit counters. These values are for estimates only. Since the value of I<sub>CC</sub> is sensitive to operating conditions and the program in the device, the actual I<sub>CC</sub> should be verified.

0127B-16-80-isp/1016



### **Pin Description**

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0/IN 3 <sup>2</sup>	2	40	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
ispEN	13	7	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI/IN 0 <sup>1</sup>	14	8	Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. It is a dedicated input pin when ispEN is logic high.SDI/INO also is used as one of the two control pins for the isp state machine.
MODE/IN 2 <sup>1</sup>	36	30	Input - This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. It is a dedicated input pin when ispEN is logic high.
SDO/IN 1 <sup>1</sup>	24	18	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK/Y21	33	27	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated clock input when ispEN is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
YO	11	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
Y1/RESET	35	29	<ul> <li>This pin performs two functions:</li> <li>Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.</li> <li>Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.</li> </ul>
GND	1, 23	17, 39	Ground (GND)
VCC	12, 34	6, 28	Vcc

1. Pins have dual function capability.


2. Pins have dual function capability which is software selectable.

Table 2-0002C-16-isp



### Pin Configurations

### ispLSI 1016E 44-Pin PLCC Pinout Diagram




2. Pins have dual function capability which is software selectable.

0851-16E/TQFP



### Part Number Description



# ispLSI 1016E Ordering Information

## **Conventional Packaging**

			COMMERCIAL	
FAMILY	fmax (MHz)	<b>t</b> pd (ns)	ORDERING NUMBER	PACKAGE
	125	7.5	ispLSI 1016E-125LJ	44-Pin PLCC
	125	7.5	ispLSI 1016E-125LT44	44-Pin TQFP
ion I Cl	100	10	ispLSI 1016E-100LJ	44-Pin PLCC
ispLSI	100	10	ispLSI 1016E-100LT44	44-Pin TQFP
	84	15	ispLSI 1016E-80LJ	44-Pin PLCC
	84	15	ispLSI 1016E-80LT44	44-Pin TQFP

# INDUSTRIAL

[	FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI 84 15 ispLSI 1016E-80LJI	44-Pin PLCC				
	ISPL31	84	15	ispLSI 1016E-80LT44I	44-Pin TQFP

# Lead-Free Packaging

### COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	125	7.5	ispLSI 1016E-125LJN	Lead-Free 44-Pin PLCC
	125	7.5	ispLSI 1016E-125LTN44	Lead-Free 44-Pin TQFP
ion! Cl	100	10	ispLSI 1016E-100LJN	Lead-Free 44-Pin PLCC
ispLSI	100	10	ispLSI 1016E-100LTN44	Lead-Free 44-Pin TQFP
	84	15	ispLSI 1016E-80LJN	Lead-Free 44-Pin PLCC
	84	15	ispLSI 1016E-80LTN44	Lead-Free 44-Pin TQFP

### INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI		Lead-Free 44-Pin PLCC		
ізрісог	84	15	ispLSI 1016E-80LTN44I	Lead-Free 44-Pin TQFP



# Specifications ispLSI 1016E

### **Revision History**

	revious Lattice release. pdated for lead-free package options.
August 2006 09 Up	pdated for lead-free package options.
	S
	Provide the package options.