

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	·
Number of Logic Elements/Cells	·
Total RAM Bits	276480
Number of I/O	252
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/afs1500-1fg676

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

Fusion Device Family Overview

Introduction	1-1
General Description	1-1
Unprecedented Integration	1-4
Related Documents	1-10

Device Architecture

Fusion Stack Architecture	
Core Architecture	
Clocking Resources	
Real-Time Counter System	
Embedded Memories	
Analog Block	
Analog Configuration MUX	
User I/Os	
Pin Descriptions	
Security	

DC and Power Characteristics

General Specifications	3-1
Calculating Power Dissipation	3-10
Power Consumption	3-32

Package Pin Assignments

QN108	 	 	 	 	 	 	 	 	 		 	 . 4-	1						
QN180																			
PQ208																			
FG256																			
FG484																			
FG676	 	 	 	 	 	 	 •••	 	 • • •	 	 	 	 • •	 	 	•••	 	 4-2	7

Datasheet Information

List of Changes	
Datasheet Categories	
Safety Critical, Life Support, and High-Reliability Applications Policy	/



Unprotect Page Operation

An Unprotect Page operation will clear the protection for a page addressed on the ADDR input. It is initiated by setting the UNPROTECTPAGE signal on the interface along with the page address on ADDR.

If the page is not in the Page Buffer, the Unprotect Page operation will copy the page into the Page Buffer. The Copy Page operation occurs only if the current page in the Page Buffer is not Page Loss Protected.

The waveform for an Unprotect Page operation is shown in Figure 2-42.




Figure 2-42 • FB Unprotected Page Waveform

The Unprotect Page operation can incur the following error conditions:

- 1. If the copy of the page to the Page Buffer determines that the page has a single-bit correctable error in the data, it will report a STATUS = '01'.
- 2. If the address on ADDR does not match the address of the Page Buffer, PAGELOSSPROTECT is asserted, and the Page Buffer has been modified, then STATUS = '11' and the addressed page is not loaded into the Page Buffer.
- 3. If the copy of the page to the Page Buffer determines that at least one block in the page has a double-bit uncorrectable error, STATUS = '10' and the Page Buffer will contain the corrupted data.

Discard Page Operation

If the contents of the modified Page Buffer have to be discarded, the DISCARDPAGE signal should be asserted. This command results in the Page Buffer being marked as unmodified.

The timing for the operation is shown in Figure 2-43. The BUSY signal will remain asserted until the operation has completed.




Figure 2-43 • FB Discard Page Waveform



DINA and DINB

These are the input data signals, and they are nine bits wide. Not all nine bits are valid in all configurations. When a data width less than nine is specified, unused high-order signals must be grounded (Table 2-29).

DOUTA and DOUTB

These are the nine-bit output data signals. Not all nine bits are valid in all configurations. As with DINA and DINB, high-order bits may not be used (Table 2-29). The output data on unused pins is undefined.

Table 2-29 • Unused/Used Input and Output Data Pins for Various Supported Bus Widths

D×W	DINx/[DOUTx
DAW	Unused	Used
4k×1	[8:1]	[0]
2k×2	[8:2]	[1:0]
1k×4	[8:4]	[3:0]
512×9	None	[8:0]

Note: The "x" in DINx and DOUTx implies A or B.



There are several popular ADC architectures, each with advantages and limitations.

The analog-to-digital converter in Fusion devices is a switched-capacitor Successive Approximation Register (SAR) ADC. It supports 8-, 10-, and 12-bit modes of operation with a cumulative sample rate up to 600 k samples per second (ksps). Built-in bandgap circuitry offers 1% internal voltage reference accuracy or an external reference voltage can be used.

As shown in Figure 2-81, a SAR ADC contains N capacitors with binary-weighted values.




Figure 2-81 • Example SAR ADC Architecture

To begin a conversion, all of the capacitors are quickly discharged. Then VIN is applied to all the capacitors for a period of time (acquisition time) during which the capacitors are charged to a value very close to VIN. Then all of the capacitors are switched to ground, and thus –VIN is applied across the comparator. Now the conversion process begins. First, C is switched to VREF Because of the binary weighting of the capacitors, the voltage at the input of the comparator is then shown by EQ 11.

Voltage at input of comparator = -VIN + VREF / 2

EQ 11

If VIN is greater than VREF / 2, the output of the comparator is 1; otherwise, the comparator output is 0. A register is clocked to retain this value as the MSB of the result. Next, if the MSB is 0, C is switched back to ground; otherwise, it remains connected to VREF, and C / 2 is connected to VREF. The result at the comparator input is now either –VIN + VREF / 4 or –VIN + 3 VREF / 4 (depending on the state of the MSB), and the comparator output now indicates the value of the next most significant bit. This bit is likewise registered, and the process continues for each subsequent bit until a conversion is completed. The conversion process requires some acquisition time plus N + 1 ADC clock cycles to complete.



ADC Terminology

Conversion Time

Conversion time is the interval between the release of the hold state (imposed by the input circuitry of a track-and-hold) and the instant at which the voltage on the sampling capacitor settles to within one LSB of a new input value.

DNL – Differential Non-Linearity

For an ideal ADC, the analog-input levels that trigger any two successive output codes should differ by one LSB (DNL = 0). Any deviation from one LSB in defined as DNL (Figure 2-83).




Figure 2-83 • Differential Non-Linearity (DNL)

ENOB – Effective Number of Bits

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists only of quantization of noise. As the input frequency increases, the overall noise (particularly in the distortion components) also increases, thereby reducing the ENOB and SINAD (also see "Signal-to-Noise and Distortion Ratio (SINAD)".) ENOB for a full-scale, sinusoidal input waveform is computed using EQ 12.

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

EQ 12

FS Error – Full-Scale Error

Full-scale error is the difference between the actual value that triggers that transition to full-scale and the ideal analog full-scale transition value. Full-scale error equals offset error plus gain error.



Integrated Voltage Reference

The Fusion device has an integrated on-chip 2.56 V reference voltage for the ADC. The value of this reference voltage was chosen to make the prescaling and postscaling factors for the prescaler blocks change in a binary fashion. However, if desired, an external reference voltage of up to 3.3 V can be connected between the VAREF and ADCGNDREF pins. The VAREFSEL control pin is used to select the reference voltage.

Table 2-42 • VAREF Bit Function

Name	Bit	Function
VAREF	0	Reference voltage selection
		0 – Internal voltage reference selected. VAREF pin outputs 2.56 V.
		1 – Input external voltage reference from VAREF and ADCGNDREF

ADC Clock

The speed of the ADC depends on its internal clock, ADCCLK, which is not accessible to users. The ADCCLK is derived from SYSCLK. Input signal TVC[7:0], Time Divider Control, determines the speed of the ADCCLK in relationship to SYSCLK, based on EQ 15.

$$t_{ADCCLK} = 4 \times (1 + TVC) \times t_{SYSCLK}$$

EQ 15

TVC: Time Divider Control (0-255)

 t_{ADCCLK} is the period of ADCCLK, and must be between 0.5 MHz and 10 MHz t_{SYSCLK} is the period of SYSCLK

Table 2-43 • TVC Bits Function

Name	Bits	Function
TVC	[7:0]	SYSCLK divider control

The frequency of ADCCLK, f_{ADCCLK}, must be within 0.5 Hz to 10 MHz.

The inputs to the ADC are synchronized to SYSCLK. A conversion is initiated by asserting the ADCSTART signal on a rising edge of SYSCLK. Figure 2-90 on page 2-112 and Figure 2-91 on page 2-112 show the timing diagram for the ADC.

Acquisition Time or Sample Time Control

Acquisition time (t_{SAMPLE}) specifies how long an analog input signal has to charge the internal capacitor array. Figure 2-88 shows a simplified internal input sampling mechanism of a SAR ADC.




Figure 2-88 • Simplified Sample and Hold Circuitry

The internal impedance (Z_{INAD}), external source resistance (R_{SOURCE}), and sample capacitor (C_{INAD}) form a simple RC network. As a result, the accuracy of the ADC can be affected if the ADC is given insufficient time to charge the capacitor. To resolve this problem, you can either reduce the source resistance or increase the sampling time by changing the acquisition time using the STC signal.



Table 2-73 • Maximum I/O Frequency for Single-Ended, Voltage-Referenced, and Differential I/Os;All I/O Bank Types (maximum drive strength and high slew selected)

Specification	Performance Up To
LVTTL/LVCMOS 3.3 V	200 MHz
LVCMOS 2.5 V	250 MHz
LVCMOS 1.8 V	200 MHz
LVCMOS 1.5 V	130 MHz
PCI	200 MHz
PCI-X	200 MHz
HSTL-I	300 MHz
HSTL-II	300 MHz
SSTL2-I	300 MHz
SSTL2-II	300 MHz
SSTL3-I	300 MHz
SSTL3-II	300 MHz
GTL+ 3.3 V	300 MHz
GTL+ 2.5 V	300 MHz
GTL 3.3 V	300 MHz
GTL 2.5 V	300 MHz
LVDS	350 MHz
LVPECL	300 MHz






Figure 2-118 • Tristate Output Buffer Timing Model and Delays (example)



1.8 V LVCMOS

Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.8 V applications. It uses a 1.8 V input buffer and push-pull output buffer.

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
Applicable	to Pro I/	0 Banks										•
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	16	16	74	91	10	10
Applicable	to Advar	nced I/O Bank	(S									•
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	16	16	74	91	10	10
Applicable	e to Stand	ard I/O Banks	5			1		1				
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	22	17	10	10

Table 2-118 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.




Figure 2-121 • AC Loading

Table 2-119 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input Low (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	1.8	0.9	-	35

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-128 • 1.5 V LVCMOS Low Slew

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	14.11	0.04	1.70	2.14	0.43	14.37	13.14	3.40	2.68	16.61	15.37	ns
	–1	0.56	12.00	0.04	1.44	1.82	0.36	12.22	11.17	2.90	2.28	14.13	13.08	ns
	-2	0.49	10.54	0.03	1.27	1.60	0.32	10.73	9.81	2.54	2.00	12.40	11.48	ns
4 mA	Std.	0.66	11.23	0.04	1.70	2.14	0.43	11.44	9.87	3.77	3.36	13.68	12.10	ns
	–1	0.56	9.55	0.04	1.44	1.82	0.36	9.73	8.39	3.21	2.86	11.63	10.29	ns
	-2	0.49	8.39	0.03	1.27	1.60	0.32	8.54	7.37	2.81	2.51	10.21	9.04	ns
8 mA	Std.	0.66	10.45	0.04	1.70	2.14	0.43	10.65	9.24	3.84	3.55	12.88	11.48	ns
	–1	0.56	8.89	0.04	1.44	1.82	0.36	9.06	7.86	3.27	3.02	10.96	9.76	ns
	-2	0.49	7.81	0.03	1.27	1.60	0.32	7.95	6.90	2.87	2.65	9.62	8.57	ns
12 mA	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	–1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-129 • 1.5 V LVCMOS High Slew

Commercial Temperature Range Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOU} т	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	8.53	0.04	1.70	2.14	0.43	7.26	8.53	3.39	2.79	9.50	10.77	ns
	-1	0.56	7.26	0.04	1.44	1.82	0.36	6.18	7.26	2.89	2.37	8.08	9.16	ns
	-2	0.49	6.37	0.03	1.27	1.60	0.32	5.42	6.37	2.53	2.08	7.09	8.04	ns
4 mA	Std.	0.66	5.41	0.04	1.70	2.14	0.43	5.22	5.41	3.75	3.48	7.45	7.65	ns
	-1	0.56	4.60	0.04	1.44	1.82	0.36	4.44	4.60	3.19	2.96	6.34	6.50	ns
	-2	0.49	4.04	0.03	1.27	1.60	0.32	3.89	4.04	2.80	2.60	5.56	5.71	ns
8 mA	Std.	0.66	4.80	0.04	1.70	2.14	0.43	4.89	4.75	3.83	3.67	7.13	6.98	ns
	-1	0.56	4.09	0.04	1.44	1.82	0.36	4.16	4.04	3.26	3.12	6.06	5.94	ns
	-2	0.49	3.59	0.03	1.27	1.60	0.32	3.65	3.54	2.86	2.74	5.32	5.21	ns
12 mA	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



XTAL2 Crystal Oscillator Circuit Input

Input to crystal oscillator circuit. Pin for connecting external crystal, ceramic resonator, RC network, or external clock input. When using an external crystal or ceramic oscillator, external capacitors are also recommended (Please refer to the crystal oscillator manufacturer for proper capacitor value).

If using external RC network or clock input, XTAL1 should be used and XTAL2 left unconnected. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.

Security

Fusion devices have a built-in 128-bit AES decryption core. The decryption core facilitates highly secure, in-system programming of the FPGA core array fabric and the FlashROM. The FlashROM and the FPGA core fabric can be programmed independently from each other, allowing the FlashROM to be updated without the need for change to the FPGA core fabric. The AES master key is stored in on-chip nonvolatile memory (flash). The AES master key can be preloaded into parts in a security-protected programming environment (such as the Microsemi in-house programming center), and then "blank" parts can be shipped to an untrusted programming or manufacturing center for final personalization with an AES-encrypted bitstream. Late stage product changes or personalization can be implemented easily and with high level security by simply sending a STAPL file with AES-encrypted data. Highly secure remote field updates over public networks (such as the Internet) are possible by sending and programming a STAPL file with AES-encrypted data. For more information, refer to the *Fusion Security* application note.

128-Bit AES Decryption

The 128-bit AES standard (FIPS-197) block cipher is the National Institute of Standards and Technology (NIST) replacement for DES (Data Encryption Standard FIPS46-2). AES has been designed to protect sensitive government information well into the 21st century. It replaces the aging DES, which NIST adopted in 1977 as a Federal Information Processing Standard used by federal agencies to protect sensitive, unclassified information. The 128-bit AES standard has 3.4 × 10³⁸ possible 128-bit key variants, and it has been estimated that it would take 1,000 trillion years to crack 128-bit AES cipher text using exhaustive techniques. Keys are stored (protected with security) in Fusion devices in nonvolatile flash memory. All programming files sent to the device can be authenticated by the part prior to programming to ensure that bad programming data is not loaded into the part that may possibly damage it. All programming verification is performed on-chip, ensuring that the contents of Fusion devices remain as secure as possible.

AES decryption can also be used on the 1,024-bit FlashROM to allow for remote updates of the FlashROM contents. This allows for easy support of subscription model products and protects them with measures designed to provide the highest level of security available. See the application note *Fusion Security* for more details.

AES for Flash Memory

AES decryption can also be used on the flash memory blocks. This provides the best available security during update of the flash memory blocks. During runtime, the encrypted data can be clocked in via the JTAG interface. The data can be passed through the internal AES decryption engine, and the decrypted data can then be stored in the flash memory block.

Programming

Programming can be performed using various programming tools, such as Silicon Sculptor II (BP Micro Systems) or FlashPro3 (Microsemi).

The user can generate STP programming files from the Designer software and can use these files to program a device.

Fusion devices can be programmed in-system. During programming, VCCOSC is needed in order to power the internal 100 MHz oscillator. This oscillator is used as a source for the 20 MHz oscillator that is used to drive the charge pump for programming.



Parameter	Description	Conditions	Temp.	Min.	Тур.	Max.	Unit
IJTAG	JTAG I/O quiescent	Operational standby ⁴ ,	T _J = 25°C		80	100	μA
	current	VJTAG = 3.63 V	T _J = 85°C		80	100	μA
			T _J = 100°C		80	100	μA
		Standby mode ⁵ or Sleep mode ⁶ , VJTAG = 0 V			0	0	μA
	Programming supply	Non-programming mode,	T _J = 25°C		39	80	μA
	current	VPUMP = 3.63 V	T _J = 85°C		40	80	μA
			T _J = 100°C		40	80	μA
		Standby mode ⁵ or Sleep mode ⁶ , VPUMP = 0 V			0	0	μA
ICCNVM	Embedded NVM	Reset asserted, V_{CCNVM} = 1.575 V	T _J = 25°C		50	150	μA
	current		T _J =85°C		50	150	μA
			T _J = 100°C		50	150	μA
ICCPLL	1.5 V PLL quiescent	Operational standby	T _J = 25°C		130	200	μA
	current	, VCCPLL = 1.575 V	T _J = 85°C		130	200	μA
			T _J = 100°C		130	200	μA

Table 3-8 • AFS1500 Quiescent Supply Current Characteristics (continued)	Table 3-8 •
--	-------------

Notes:

1. ICC is the 1.5 V power supplies, ICC and ICC15A.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, ICCI2, and ICCI4.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



Description	Conditions	Temp.	Min	Тур	Мах	Unit
1.5 V quiescent current	Operational standby ⁴ ,	T _J = 25°C		13	25	mA
	VCC = 1.575 V	T _J = 85°C		20	45	mA
		T _J =100°C		25	75	mA
	Standby mode ⁵ or Sleep mode ⁶ , VCC = 0 V			0	0	μA
3.3 V analog supplies	Operational standby ⁴ ,	T _J = 25°C		9.8	13	mA
current	VCC33 = 3.63 V	T _J = 85°C		10.7	14	mA
		T _J = 100°C		10.8	15	mA
	Operational standby,	T _J = 25°C		0.31	2	mA
		T _J = 85°C		0.35	2	mA
		T _J = 100°C		0.45	2	mA
	Standby mode ⁵ ,	T _J = 25°C		2.8	3.6	mA
	VCC33 = 3.63 V	T _J = 85°C		2.9	4	mA
		T _J = 100°C		3.5	6	mA
	Sleep mode ⁶ , V _{CC33} = 3.63 V	T _J = 25°C		17	19	μA
		T _J = 85°C		18	20	μA
		T _J = 100°C		24	25	μA
I/O quiescent current	Operational standby ⁴ ,	T _J = 25°C		417	648	μA
	VCCIX = 3.63 V	T _J = 85°C		417	648	μA
		T _J = 100°C		417	649	μA
JTAG I/O quiescent current	Operational standby ⁴ ,	T _J = 25°C		80	100	μA
	VJ1AG = 3.63 V	T _J = 85°C		80	100	μA
		T _J = 100°C		80	100	μA
	Standby mode ⁵ or Sleep mode ⁶ , VJTAG = 0 V			0	0	μA
	1.5 V quiescent current 3.3 V analog supplies current I/O quiescent current	1.5 V quiescent current Operational standby ⁴ , VCC = 1.575 V Standby mode ⁵ or Sleep mode ⁶ , VCC = 0 V 3.3 V analog supplies current Operational standby ⁴ , VCC33 = 3.63 V Operational standby, only Analog Quad and -3.3 V output ON, VCC33 = 3.63 V Standby mode ⁵ , VCC33 = 3.63 V Standby mode ⁵ , VCC33 = 3.63 V Standby mode ⁵ , VCC33 = 3.63 V Standby mode ⁶ , V _{CC33} = 3.63 V JTAG I/O quiescent current Operational standby ⁴ , VCCIx = 3.63 V JTAG I/O quiescent current Operational standby ⁴ , VJTAG = 3.63 V	1.5 V quiescent currentOperational standby4, VCC = 1.575 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ 3.3 V analog supplies currentOperational standby4, VCC = 0 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ 3.3 V analog supplies currentOperational standby4, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ Operational standby, only Analog Quad and -3.3 V output ON, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ Standby mode5, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ Steep mode6, V _{CC33} = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ I/O quiescent currentOperational standby4, VCC Ix = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ JTAG I/O quiescent currentOperational standby4, VJTAG = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ JTAG I/O quiescent currentOperational standby4, VJTAG = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$	1.5 V quiescent currentOperational standby4, VCC = 1.575 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ Standby mode5 or Sleep mode6, VCC = 0 V $T_J = 25^{\circ}C$ 3.3 V analog supplies currentOperational standby4, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Operational standby, only Analog Quad and -3.3 V output ON, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Standby mode5, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Standby mode5, VCC33 = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Sleep mode6, $V_{CC33} = 3.63$ V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Sleep mode6, $V_{CC33} = 3.63$ V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ I/O quiescent currentOperational standby4, VCCIx = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ JTAG I/O quiescent currentOperational standby4, VJTAG = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ JTAG I/O quiescent currentOperational standby4, VJTAG = 3.63 V $T_J = 25^{\circ}C$ $T_J = 85^{\circ}C$ $T_J = 100^{\circ}C$ JTAG I/O quiescent currentOperational standby4, VJTAG = 3.63 V $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $T_J = 100^{\circ}C$ Standby mode5 or Sleep $T_J = 100^{\circ}C$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{ c c c c c } \hline 1.5 \ V \ quiescent \ current \\ \hline 1.5 \ V \ quiescent \ current \\ \hline VCC = 1.575 \ V \\ \hline VCC = 1.575 \ V \\ \hline VCC = 1.575 \ V \\ \hline T_J = 25^{\circ}C \\ \hline T_J = 100^{\circ}C \\ \hline 2.5 \\ \hline T_J = 100^{\circ}C \\ \hline 2.5 \\ \hline T_J = 100^{\circ}C \\ \hline 2.5 \\ \hline 7.5 \\ \hline Standby \ mode^5 \ or \ Sleep \ mode^6, \ VCC = 0 \ V \\ \hline T_J = 25^{\circ}C \\ \hline 10.7 \\ 14 \\ \hline T_J = 100^{\circ}C \\ \hline 10.8 \\ 15 \\ \hline 0perational \ standby, \ only \ Analog \ Quad \ and \ -3.3 \ V \\ only \ Analog \ Quad \ and \ -3.3 \ V \\ \hline T_J = 25^{\circ}C \\ \hline 0.31 \\ 2 \\ \hline T_J = 85^{\circ}C \\ \hline 0.35 \\ 2 \\ \hline T_J = 85^{\circ}C \\ \hline 0.35 \\ 2 \\ \hline T_J = 85^{\circ}C \\ \hline 0.35 \\ 2 \\ \hline T_J = 85^{\circ}C \\ \hline 0.35 \\ 2 \\ \hline T_J = 85^{\circ}C \\ \hline 2.9 \\ 4 \\ \hline T_J = 100^{\circ}C \\ \hline 3.5 \\ 6 \\ \hline Sleep \ mode^6, \ V_{CC33} = 3.63 \ V \\ \hline T_J = 25^{\circ}C \\ \hline 17 \\ 19 \\ \hline T_J = 85^{\circ}C \\ \hline 18 \\ 20 \\ \hline T_J = 100^{\circ}C \\ \hline 24 \\ 25 \\ \hline I/O \ quiescent \ current \\ \hline 0perational \ standby^4, \ VCClx = 3.63 \ V \\ \hline T_J = 25^{\circ}C \\ \hline 117 \\ 19 \\ \hline T_J = 85^{\circ}C \\ \hline 18 \\ 20 \\ \hline T_J = 100^{\circ}C \\ \hline 24 \\ \hline 25 \\ \hline VClx = 3.63 \ V \\ \hline T_J = 25^{\circ}C \\ \hline 117 \\ 19 \\ \hline T_J = 85^{\circ}C \\ \hline 18 \\ \hline 20 \\ \hline T_J = 100^{\circ}C \\ \hline 4117 \\ 648 \\ \hline T_J = 100^{\circ}C \\ \hline 4117 \\ 648 \\ \hline T_J = 100^{\circ}C \\ \hline 4117 \\ 648 \\ \hline T_J = 100^{\circ}C \\ \hline 4117 \\ 649 \\ \hline T_J = 100^{\circ}C \\ \hline 80 \\ 100 \\ \hline T_J = 85^{\circ}C \\ \hline 80 \\ 100 \\ \hline T_J = 100^{\circ}C \\ \hline 80 \\ \hline 80 \\ 100 \\ \hline T_J = 100^{\circ}C \\ \hline 80 \\ 10 \\ \hline T_J = 100^{\circ}C \\ \hline 80 \\ 10 \\ \hline $

Notes:

1. ICC is the 1.5 V power supplies, ICC and ICC15A.

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, ICCI2, and ICCI4.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



Parameter	Description	Conditions	Temp.	Min	Тур	Max	Unit
ICCNVM	Embedded NVM current	Reset asserted,	T _J = 25°C		10	40	μA
		VCCNVM = 1.575 V	T _J = 85°C		14	40	μA
			T _J = 100°C		14	40	μA
ICCPLL			T _J = 25°C		65	100	μA
		VCCPLL = 1.575 V	T _J = 85°C		65	100	μA
			T _J = 100°C		65	100	μA

Table 3-11 • AFS090 Quiescent Supply Current Characteristics (continued)

Notes:

- 1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.
- 2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.
- 3. ICCI includes all ICCI0, ICCI1, and ICCI2.
- 4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



Table 3-13 • Summary of I/O Output Buffer Power (per pin)—Default I/O Software Settings¹

	C _{LOAD} (pF)	VCCI (V)	Static Power PDC8 (mW) ²	Dynamic Power PAC10 (µW/MHz) ³
Applicable to Pro I/O Banks	-11			
Single-Ended				
3.3 V LVTTL/LVCMOS	35	3.3	-	474.70
2.5 V LVCMOS	35	2.5	-	270.73
1.8 V LVCMOS	35	1.8	-	151.78
1.5 V LVCMOS (JESD8-11)	35	1.5	-	104.55
3.3 V PCI	10	3.3	-	204.61
3.3 V PCI-X	10	3.3	-	204.61
Voltage-Referenced	•			
3.3 V GTL	10	3.3	-	24.08
2.5 V GTL	10	2.5	-	13.52
3.3 V GTL+	10	3.3	-	24.10
2.5 V GTL+	10	2.5	-	13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60
SSTL3 (I)	30	3.3	26.02	114.87
SSTL3 (II)	30	3.3	42.21	131.76
Differential				
LVDS	-	2.5	7.70	89.62
LVPECL	-	3.3	19.42	168.02
Applicable to Advanced I/O Bar	nks			
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	-	468.67
2.5 V LVCMOS	35	2.5	-	267.48
1.8 V LVCMOS	35	1.8	-	149.46
1.5 V LVCMOS (JESD8-11)	35	1.5	-	103.12
3.3 V PCI	10	3.3	-	201.02
3.3 V PCI-X	10	3.3	-	201.02

Notes:


1. Dynamic power consumption is given for standard load and software-default drive strength and output slew.

2. PDC8 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.



PQ208



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/default.aspx.



	PQ208			PQ208	
Pin Number	AFS250 Function	AFS600 Function	Pin Number	AFS250 Function	AFS600 Functior
147	GCC1/IO47PDB1V0	IO39NDB2V0	184	IO18RSB0V0	IO10PPB0V1
148	IO42NDB1V0	GCA2/IO39PDB2V0	185	IO17RSB0V0	IO09PPB0V1
149	GBC2/IO42PDB1V0	IO31NDB2V0	186	IO16RSB0V0	IO10NPB0V1
150	VCCIB1	GBB2/IO31PDB2V0	187	IO15RSB0V0	IO09NPB0V1
151	GND	IO30NDB2V0	188	VCCIB0	IO08PPB0V1
152	VCC	GBA2/IO30PDB2V0	189	GND	IO07PPB0V1
153	IO41NDB1V0	VCCIB2	190	VCC	IO08NPB0V1
154	GBB2/IO41PDB1V0	GNDQ	191	IO14RSB0V0	IO07NPB0V1
155	IO40NDB1V0	VCOMPLB	192	IO13RSB0V0	IO06PPB0V0
156	GBA2/IO40PDB1V0	VCCPLB	193	IO12RSB0V0	IO05PPB0V0
157	GBA1/IO39RSB0V0	VCCIB1	194	IO11RSB0V0	IO06NPB0V0
158	GBA0/IO38RSB0V0	GNDQ	195	IO10RSB0V0	IO04PPB0V0
159	GBB1/IO37RSB0V0	GBB1/IO27PPB1V1	196	IO09RSB0V0	IO05NPB0V0
160	GBB0/IO36RSB0V0	GBA1/IO28PPB1V1	197	IO08RSB0V0	IO04NPB0V0
161	GBC1/IO35RSB0V0	GBB0/IO27NPB1V1	198	IO07RSB0V0	GAC1/IO03PDB0
162	VCCIB0	GBA0/IO28NPB1V1	199	IO06RSB0V0	GAC0/IO03NDB0
163	GND	VCCIB1	200	GAC1/IO05RSB0V0	VCCIB0
164	VCC	GND	201	VCCIB0	GND
165	GBC0/IO34RSB0V0	VCC	202	GND	VCC
166	IO33RSB0V0	GBC1/IO26PDB1V1	203	VCC	GAB1/IO02PDB0
167	IO32RSB0V0	GBC0/IO26NDB1V1	204	GAC0/IO04RSB0V0	GAB0/IO02NDB0
168	IO31RSB0V0	IO24PPB1V1	205	GAB1/IO03RSB0V0	GAA1/IO01PDB0
169	IO30RSB0V0	IO23PPB1V1	206	GAB0/IO02RSB0V0	GAA0/IO01NDB0
170	IO29RSB0V0	IO24NPB1V1	207	GAA1/IO01RSB0V0	GNDQ
171	IO28RSB0V0	IO23NPB1V1	208	GAA0/IO00RSB0V0	VCCIB0
172	IO27RSB0V0	IO22PPB1V0		1	•
173	IO26RSB0V0	IO21PPB1V0			
174	IO25RSB0V0	IO22NPB1V0			
175	VCCIB0	IO21NPB1V0			
176	GND	IO20PSB1V0			
177	VCC	IO19PSB1V0			
178	IO24RSB0V0	IO14NSB0V1			
179	IO23RSB0V0	IO12PDB0V1			
180	IO22RSB0V0	IO12NDB0V1			
181	IO21RSB0V0	VCCIB0			
182	IO20RSB0V0	GND			
183	IO19RSB0V0	VCC			



	FG676		FG676	
Pin	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number
Å	GNDA	AE15	IO94NPB4V0	AD5
Å	NC	AE16	GND	AD6
	NC	AE17	VCC33N	AD7
	GNDA	AE18	AT0	AD8
	NC	AE19	ATRTN0	AD9
	NC	AE20	AT1	AD10
	NC	AE21	AT2	AD11
	NC	AE22	ATRTN1	AD12
	NC	AE23	AT3	AD13
	NC	AE24	AT6	AD14
	GND	AE25	ATRTN3	AD15
	GND	AE26	AT7	AD16
	NC	AF1	AT8	AD17
	GND	AF2	ATRTN4	AD18
	NC	AF3	AT9	AD19
	NC	AF4	VCC33A	AD20
	NC	AF5	GND	AD21
	NC	AF6	IO76NPB2V0	AD22
	NC	AF7	NC	AD23
	NC	AF8	GND	AD24
	VCC33A	AF9	NC	AD25
	NC	AF10	NC	AD26
	NC	AF11	GND	AE1
	VCC33A	AF12	GND	AE2
	NC	AF13	NC	AE3
	NC	AF14	NC	AE4
	VCC33A	AF15	NC	AE5
	NC	AF16	NC	AE6
	NC	AF17	NC	AE7
	VCC33A	AF18	NC	AE8
	NC	AF19	GNDA	AE9
	NC	AF20	NC	AE10
	NC	AF21	NC	AE11
	NC	AF22	GNDA	AE12
	NC	AF23	NC	AE13
	NC	AF24	NC	AE14

	FG676							
Pin Number	AFS1500 Function							
AF25	GND							
AF26	NC							
B1	GND							
B2	GND							
B3	NC							
B4	NC							
B5	NC							
B6	VCCIB0							
B7	NC							
B8	NC							
B9	VCCIB0							
B10	IO15NDB0V2							
B11	IO15PDB0V2							
B12	VCCIB0							
B13	IO19NDB0V2							
B14	IO19PDB0V2							
B15	VCCIB1							
B16	IO25NDB1V0							
B17	IO25PDB1V0							
B18	VCCIB1							
B19	IO33NDB1V1							
B20	IO33PDB1V1							
B21	VCCIB1							
B22	NC							
B23	NC							
B24	NC							
B25	GND							
B26	GND							
C1	NC							
C2	NC							
C3	GND							
C4	NC							
C5	GAA1/IO01PDB0V0							
C6	GAB0/IO02NDB0V0							
C7	GAB1/IO02PDB0V0							
C8	IO07NDB0V1							



Package Pin Assignments

FG676			FG676		FG676
Pin Number	AFS1500 Function	Pin Number	AFS1500 Function	Pin Number	AFS1500 Function
L17	VCCIB2	N1	NC	P11	VCC
L18	GCB2/IO60PDB2V0	N2	NC	P12	GND
L19	IO58NDB2V0	N3	IO108NDB4V0	P13	VCC
L20	IO57NDB2V0	N4	VCCOSC	P14	GND
L21	IO59NDB2V0	N5	VCCIB4	P15	VCC
L22	GCC2/IO61PDB2V0	N6	XTAL2	P16	GND
L23	IO55PPB2V0	N7	GFC1/IO107PDB4V0	P17	VCCIB2
L24	IO56PDB2V0	N8	VCCIB4	P18	IO70NDB2V0
L25	IO55NPB2V0	N9	GFB1/IO106PDB4V0	P19	VCCIB2
L26	GND	N10	VCCIB4	P20	IO69NDB2V0
M1	NC	N11	GND	P21	GCA0/IO64NDB2V0
M2	VCCIB4	N12	VCC	P22	VCCIB2
M3	GFC2/IO108PDB4V0	N13	GND	P23	GCB0/IO63NDB2V0
M4	GND	N14	VCC	P24	GCB1/IO63PDB2V0
M5	IO109NDB4V0	N15	GND	P25	IO66NDB2V0
M6	IO110NDB4V0	N16	VCC	P26	IO67PDB2V0
M7	GND	N17	VCCIB2	R1	NC
M8	IO104NDB4V0	N18	IO70PDB2V0	R2	VCCIB4
M9	IO111NDB4V0	N19	VCCIB2	R3	IO103NDB4V0
M10	GND	N20	IO69PDB2V0	R4	GND
M11	VCC	N21	GCA1/IO64PDB2V0	R5	IO101PDB4V0
M12	GND	N22	VCCIB2	R6	IO100NPB4V0
M13	VCC	N23	GCC0/IO62NDB2V0	R7	GND
M14	GND	N24	GCC1/IO62PDB2V0	R8	IO99PDB4V0
M15	VCC	N25	IO66PDB2V0	R9	IO97PDB4V0
M16	GND	N26	IO65NDB2V0	R10	GND
M17	GND	P1	NC	R11	GND
M18	IO60NDB2V0	P2	NC	R12	VCC
M19	IO58PDB2V0	P3	IO103PDB4V0	R13	GND
M20	GND	P4	XTAL1	R14	VCC
M21	IO68NPB2V0	P5	VCCIB4	R15	GND
M22	IO61NDB2V0	P6	GNDOSC	R16	VCC
M23	GND	P7	GFC0/IO107NDB4V0	R17	GND
M24	IO56NDB2V0	P8	VCCIB4	R18	GDB2/IO83PDB2V0
M25	VCCIB2	P9	GFB0/IO106NDB4V0	R19	IO78PDB2V0
M26	IO65PDB2V0	P10	VCCIB4	R20	GND



Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "Fusion Device Status" table, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.